From WikiChip
Editing iso-
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 20: | Line 20: | ||
== Relation to PPA == | == Relation to PPA == | ||
{{main|power-performance-area|l1=Power-Performance-Area (PPA)}} | {{main|power-performance-area|l1=Power-Performance-Area (PPA)}} | ||
− | + | Iso-comparison plays an important role in the advertised benefits of new [[process nodes]]. When a foundry announces a new technology node, the [[Power-Performance-Area]] (PPA) benefits of this node is usually given in terms of ''iso-power'' and ''iso-performance'' in order to demonstrate the raw capabilities of the underlying transistors. For example, [[TSMC]]'s [[N16|16-nanometer FinFET]] process was said to deliver 2x the logic density along with >35% speed gain at iso-power OR >55% lower power at iso-speed over TSMC's own [[28 nm process]]. In other words, TSMC claims that, compared to their [[28 nm process]], their [[N16|16 nm process]] can deliver over 35% speed gain as the same total power consumption, or alternatively, over 55% power reduction at the same speed. The [[figure of merits]] (FOMs) used by TSMC for those values consisted of some combination of RO inverters, NAND, and NOT gates with Fan-Out 3 (FO3). It's worth noting that while TSMC highlights the two extreme points of its process node, realistically, chip designs choose a better sweet-spot in between those two extremes. | |
− | Iso-comparison plays an important role in the advertised benefits of new [[process nodes]]. When a foundry announces a new technology node, the [[Power-Performance-Area]] (PPA) benefits of this node is usually given in terms of ''iso-power'' and ''iso-performance'' in order to demonstrate the raw capabilities of the underlying transistors. For example, [[TSMC]]'s [[N16|16-nanometer FinFET]] process was said to deliver 2x the logic density along with >35% speed gain at iso-power OR >55% lower power at iso-speed over TSMC's own [[28 nm process]]. In other words, TSMC claims that, compared to their [[28 nm process]], their [[N16|16 nm process]] can deliver over 35% speed gain | ||
== See also == | == See also == | ||
* [[PPA]] | * [[PPA]] |