From WikiChip
Editing intel/xeon gold/5120
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon Gold 5120}} | {{intel title|Xeon Gold 5120}} | ||
− | {{ | + | {{mpu |
|name=Xeon Gold 5120 | |name=Xeon Gold 5120 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
Line 9: | Line 9: | ||
|part number 2=CD8067303535900 | |part number 2=CD8067303535900 | ||
|s-spec=SR3GD | |s-spec=SR3GD | ||
− | |s-spec qs= | + | |s-spec qs=QMXL |
|market=Server | |market=Server | ||
|first announced=July 11, 2017 | |first announced=July 11, 2017 | ||
Line 15: | Line 15: | ||
|release price=$1555.00 | |release price=$1555.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
− | |series= | + | |series=5000 |
|locked=Yes | |locked=Yes | ||
|frequency=2,200 MHz | |frequency=2,200 MHz | ||
Line 23: | Line 23: | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Skylake | + | |microarch=Skylake |
|platform=Purley | |platform=Purley | ||
|chipset=Lewisburg | |chipset=Lewisburg | ||
Line 34: | Line 34: | ||
|core count=14 | |core count=14 | ||
|thread count=28 | |thread count=28 | ||
+ | |max cpus=4 | ||
|max memory=768 GiB | |max memory=768 GiB | ||
− | |||
− | |||
− | |||
− | |||
|tdp=105 W | |tdp=105 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=81 °C | |tcase max=81 °C | ||
− | + | |package module 1={{packages/intel/fclga-3647}} | |
− | |||
− | |package | ||
− | |||
− | |||
}} | }} | ||
− | '''Xeon Gold 5120''' is a {{arch|64}} [[tetradeca-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5120, which is based on the server configuration of the {{intel | + | '''Xeon Gold 5120''' is a {{arch|64}} [[tetradeca-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 5120, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.2 GHz with a TDP of 105 W and a {{intel|turbo boost}} frequency of up to 3.2 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. |
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} |
{{cache size | {{cache size | ||
|l1 cache=896 KiB | |l1 cache=896 KiB | ||
Line 234: | Line 227: | ||
|freq_avx512_14=1,600 MHz | |freq_avx512_14=1,600 MHz | ||
}} | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− |
Facts about "Xeon Gold 5120 - Intel"