From WikiChip
Editing intel/xeon e5/e5-2697a v4
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon E5-2697A v4}} | {{intel title|Xeon E5-2697A v4}} | ||
− | {{ | + | {{mpu |
− | |name=Xeon E5-2697A v4 | + | | name = Xeon E5-2697A v4 |
− | |no image=Yes | + | | no image = Yes |
− | |designer=Intel | + | | image = |
− | |manufacturer=Intel | + | | image size = |
− | |model number=E5-2697A v4 | + | | caption = |
− | |part number=CM8066002645900 | + | | designer = Intel |
− | | | + | | manufacturer = Intel |
− | | | + | | model number = E5-2697A v4 |
− | |market=Server | + | | part number = CM8066002645900 |
− | |first announced=June 20, 2016 | + | | part number 2 = |
− | |first launched=June 20, 2016 | + | | part number 3 = |
− | |release price=$2891.00 | + | | part number 4 = |
− | |family=Xeon E5 | + | | market = Server |
− | |series=E5-2000 | + | | first announced = June 20, 2016 |
− | |locked=Yes | + | | first launched = June 20, 2016 |
− | |frequency=2,600 MHz | + | | last order = |
− | |turbo frequency1=3,600 MHz | + | | last shipment = |
− | |turbo frequency2=3,600 MHz | + | | release price = $2891.00 |
− | |turbo frequency3=3,400 MHz | + | |
− | |turbo frequency4=3,300 MHz | + | | family = Xeon E5 |
− | |turbo frequency5=3,200 MHz | + | | series = E5-2000 |
− | |turbo frequency6=3,100 MHz | + | | locked = Yes |
− | |turbo frequency7=3,100 MHz | + | | frequency = 2,600 MHz |
− | |turbo frequency8=3,100 MHz | + | | turbo frequency = Yes |
− | |turbo frequency9=3,100 MHz | + | | turbo frequency1 = 3,600 MHz |
− | |turbo frequency10=3,100 MHz | + | | turbo frequency2 = 3,600 MHz |
− | |turbo frequency11=3,100 MHz | + | | turbo frequency3 = 3,400 MHz |
− | |turbo frequency12=3,100 MHz | + | | turbo frequency4 = 3,300 MHz |
− | |turbo frequency13=3,100 MHz | + | | turbo frequency5 = 3,200 MHz |
− | |turbo frequency14=3,100 MHz | + | | turbo frequency6 = 3,100 MHz |
− | |turbo frequency15=3,100 MHz | + | | turbo frequency7 = 3,100 MHz |
− | |turbo frequency16=3,100 MHz | + | | turbo frequency8 = 3,100 MHz |
− | + | | turbo frequency9 = 3,100 MHz | |
− | |bus type=QPI | + | | turbo frequency10 = 3,100 MHz |
− | |bus speed=4,800 MHz | + | | turbo frequency11 = 3,100 MHz |
− | + | | turbo frequency12 = 3,100 MHz | |
− | |bus rate=9.6 GT/s | + | | turbo frequency13 = 3,100 MHz |
− | |clock multiplier=26 | + | | turbo frequency14 = 3,100 MHz |
− | |cpuid=406F1 | + | | turbo frequency15 = 3,100 MHz |
− | |isa=x86 | + | | turbo frequency16 = 3,100 MHz |
− | |isa | + | | bus type = QPI |
− | |microarch=Broadwell | + | | bus speed = 4,800 MHz |
− | |platform=Grantley EP 2S | + | | bus rate = 9.6 GT/s |
− | |chipset=C610 Series | + | | bus links = 2 |
− | |core name=Broadwell EP | + | | clock multiplier = 26 |
− | |core family=6 | + | | s-spec = SR2K1 |
− | |core model=4F | + | | s-spec es = |
− | |core stepping=B0 | + | | s-spec qs = QK7S |
− | |process=14 nm | + | | cpuid = 406F1 |
− | |transistors=7,200,000,000 | + | |
− | |technology=CMOS | + | | isa family = x86 |
− | |word size=64 bit | + | | isa = x86-64 |
− | |core count=16 | + | | microarch = Broadwell |
− | |thread count=32 | + | | platform = Grantley EP 2S |
− | |max memory=1,536 GiB | + | | chipset = C610 Series |
− | + | | core name = Broadwell EP | |
− | |v core=1.82 V | + | | core family = 6 |
− | |v io=1.2 V | + | | core model = 4F |
− | |v io tolerance=3% | + | | core stepping = B0 |
− | |tdp=145 W | + | | process = 14 nm |
− | |tcase min=0 °C | + | | transistors = 7,200,000,000 |
− | |tcase max=78 °C | + | | technology = CMOS |
− | |tstorage min=-25 °C | + | | die size = 456.12 mm² |
− | |tstorage max=125 °C | + | | word size = 64 bit |
− | + | | core count = 16 | |
− | |packaging=Yes | + | | thread count = 32 |
− | |package 0=FCLGA-2011-v3 | + | | max cpus = 2 |
− | |package 0 type=FCLGA | + | | max memory = 1,536 GiB |
− | |package 0 pins=2011 | + | |
− | |package 0 pitch=0.8814 mm | + | |
− | |package 0 width=52.5 mm | + | | v core = 1.82 V |
− | |package 0 length=45.0 mm | + | | v core tolerance = |
− | |package 0 height=5.316 mm | + | | v io = 1.2 V |
− | |socket 0=LGA-2011-v3 | + | | v io tolerance = 3% |
− | |socket 0 type=LGA | + | | sdp = |
+ | | tdp = 145 W | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | tjunc min = | ||
+ | | tjunc max = | ||
+ | | tcase min = 0 °C | ||
+ | | tcase max = 78 °C | ||
+ | | tstorage min = -25 °C | ||
+ | | tstorage max = 125 °C | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package 0 = FCLGA-2011-v3 | ||
+ | | package 0 type = FCLGA | ||
+ | | package 0 pins = 2011 | ||
+ | | package 0 pitch = 0.8814 mm | ||
+ | | package 0 width = 52.5 mm | ||
+ | | package 0 length = 45.0 mm | ||
+ | | package 0 height = 5.316 mm | ||
+ | | socket 0 = LGA-2011-v3 | ||
+ | | socket 0 type = LGA | ||
}} | }} | ||
The '''Xeon E5-2697A v4''' is a {{arch|64}} [[hexadeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.6 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | The '''Xeon E5-2697A v4''' is a {{arch|64}} [[hexadeca-core]] [[x86]] microprocessor introduced by [[Intel]] in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.6 GHz with a {{intel|turbo boost}} frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a [[14 nm process]] (based on {{intel|Broadwell|l=arch}}). | ||
Line 117: | Line 139: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 40 | | pcie lanes = 40 | ||
Line 126: | Line 148: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Xeon E5-2697A v4 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E5-2697A v4 - Intel#io + |
base frequency | 2,600 MHz (2.6 GHz, 2,600,000 kHz) + |
bus links | 2 + |
bus rate | 9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) + |
bus speed | 4,800 MHz (4.8 GHz, 4,800,000 kHz) + |
bus type | QPI + |
chipset | C610 Series + |
clock multiplier | 26 + |
core count | 16 + |
core family | 6 + |
core model | 4F + |
core name | Broadwell EP + |
core stepping | B0 + |
core voltage | 1.82 V (18.2 dV, 182 cV, 1,820 mV) + |
cpuid | 406F1 + |
designer | Intel + |
die area | 456.12 mm² (0.707 in², 4.561 cm², 456,120,000 µm²) + |
family | Xeon E5 + |
first announced | June 20, 2016 + |
first launched | June 20, 2016 + |
full page name | intel/xeon e5/e5-2697a v4 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has extended page tables support | true + |
has feature | Trusted Execution Technology +, Transactional Synchronization Extensions +, Intel vPro Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
io voltage | 1.2 V (12 dV, 120 cV, 1,200 mV) + |
io voltage tolerance | 3% + |
isa | x86-64 + |
isa family | x86 + |
l1d$ description | 8-way set associative + |
l1d$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
l3$ description | 20-way set associative + |
l3$ size | 40 MiB (40,960 KiB, 41,943,040 B, 0.0391 GiB) + |
ldate | June 20, 2016 + |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 351.15 K (78 °C, 172.4 °F, 632.07 °R) + |
max cpu count | 2 + |
max memory | 1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) + |
max pcie lanes | 40 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Broadwell + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E5-2697A v4 + |
name | Xeon E5-2697A v4 + |
part number | CM8066002645900 + |
platform | Grantley EP 2S + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 2,891.00 (€ 2,601.90, £ 2,341.71, ¥ 298,727.03) + |
s-spec | SR2K1 + |
s-spec (qs) | QK7S + |
series | E5-2000 + |
smp max ways | 2 + |
tdp | 145 W (145,000 mW, 0.194 hp, 0.145 kW) + |
technology | CMOS + |
thread count | 32 + |
transistor count | 7,200,000,000 + |
turbo frequency (10 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (11 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (12 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (13 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (14 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (15 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (16 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (1 core) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (2 cores) | 3,600 MHz (3.6 GHz, 3,600,000 kHz) + |
turbo frequency (3 cores) | 3,400 MHz (3.4 GHz, 3,400,000 kHz) + |
turbo frequency (4 cores) | 3,300 MHz (3.3 GHz, 3,300,000 kHz) + |
turbo frequency (5 cores) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
turbo frequency (6 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (7 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (8 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
turbo frequency (9 cores) | 3,100 MHz (3.1 GHz, 3,100,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |