From WikiChip
Editing intel/xeon e3/e3-1260l v5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
− | {{intel title|Xeon E3-1260L | + | {{intel title|Xeon E3-1260L V5}} |
− | {{ | + | {{mpu |
− | |name=Xeon E3-1260L | + | | name = Xeon E3-1260L V5 |
− | |image= | + | | no image = Yes |
− | |designer=Intel | + | | image = |
− | |manufacturer=Intel | + | | image size = |
− | |model number=E3-1260L | + | | caption = |
− | |part number=CM8066201921903 | + | | designer = Intel |
− | + | | manufacturer = Intel | |
− | + | | model number = E3-1260L V5 | |
− | |market=Server | + | | part number = CM8066201921903 |
− | |first announced=October 19, 2015 | + | | market = Server |
− | |first launched=October 19, 2015 | + | | first announced = October 19, 2015 |
− | | | + | | first launched = October 19, 2015 |
− | |family=Xeon E3 | + | | last order = |
− | |series=E3-1200 | + | | last shipment = |
− | |locked=Yes | + | |
− | |frequency= | + | | family = Xeon E3 |
− | |turbo frequency1= | + | | series = E3-1200 V5 |
− | |bus type=DMI 3.0 | + | | locked = Yes |
− | |bus | + | | frequency = 2900 MHz |
− | |bus rate=8 GT/s | + | | turbo frequency = Yes |
− | |clock multiplier= | + | | turbo frequency1 = 3900 MHz |
− | | | + | | turbo frequency2 = |
− | | | + | | turbo frequency3 = |
− | | | + | | turbo frequency4 = |
− | |microarch=Skylake | + | | bus type = DMI 3.0 |
− | |platform=Greenlow | + | | bus speed = |
− | |chipset= | + | | bus rate = 8 GT/s |
− | |core name=Skylake DT | + | | clock multiplier = |
− | |core family=6 | + | | s-spec = SR2CR |
− | |core model= | + | | s-spec 2 = SR2LH |
− | |core stepping=R0 | + | | s-spec es = |
− | |process=14 nm | + | | s-spec qs = |
− | |technology=CMOS | + | | cpuid = 506E3 |
− | |die | + | |
− | |word size=64 bit | + | | microarch = Skylake |
− | |core count=4 | + | | platform = Greenlow |
− | |thread count=8 | + | | chipset = Silver Pass |
− | |max cpus=1 | + | | core name = Skylake DT |
− | |max memory=64 | + | | core family = 6 |
− | |v core | + | | core model = 14 |
− | |v core | + | | core stepping = R0 |
− | |tdp=45 W | + | | process = 14 nm |
− | | | + | | transistors = |
− | | | + | | technology = CMOS |
− | | | + | | die size = |
− | | | + | | word size = 64 bit |
− | |package | + | | core count = 4 |
− | | | + | | thread count = 8 |
+ | | max cpus = 1 | ||
+ | | max memory = 64 GB | ||
+ | |||
+ | | electrical = Yes | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | sdp = | ||
+ | | tdp = 45 W | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | temp max = 100 °C | ||
+ | | temp min = 0 °C | ||
+ | |||
+ | | packaging = Yes | ||
+ | | package = FCLGA1151 | ||
+ | | package type = FCLGA | ||
+ | | package size = 37.5mm x 37.5mm | ||
+ | | socket = LGA1151 | ||
+ | | socket type = LGA | ||
}} | }} | ||
− | '''Xeon E3-1260L | + | The '''Xeon E3-1260L V5''' is an entry-level workstations and servers {{arch|64}} [[x86]] quad-core microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2.9 GHz with turbo boost of 3.9 GHz. The E3-1260L V5 has a TDP of 45 Watts and supports up to 64 GB of dual-channel DDR3/4. This MPU has no [[integrated graphics processor]]. |
== Cache == | == Cache == | ||
{{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | {{main|intel/microarchitectures/skylake#Memory_Hierarchy|l1=Skylake § Cache}} | ||
− | {{cache | + | {{cache info |
− | + | |l1i cache=128 KB | |
− | |l1i cache=128 | + | |l1i break=4x32 KB |
− | |l1i break=4x32 | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
− | |l1d cache=128 | + | |l1i extra=(per core, write-back) |
− | |l1d break=4x32 | + | |l1d cache=128 KB |
+ | |l1d break=4x32 KB | ||
|l1d desc=8-way set associative | |l1d desc=8-way set associative | ||
− | |l1d | + | |l1d extra=(per core, write-back) |
− | |l2 cache=1 | + | |l2 cache=1 MB |
− | |l2 break=4x256 | + | |l2 break=4x256 KB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
− | |l2 | + | |l2 extra=(per core) |
− | |l3 cache=8 | + | |l3 cache=8 MB |
− | |l3 break=4x2 | + | |l3 break=4x2 MB |
− | |l3 | + | |l3 desc= |
+ | |l3 extra= | ||
}} | }} | ||
+ | == Graphics == | ||
+ | This chip has no integrated graphics processing unit. | ||
== Memory controller == | == Memory controller == | ||
− | {{memory controller | + | {{integrated memory controller |
− | |type=DDR3L-1600 | + | | type = DDR3L-1333 |
− | |type | + | | type 2 = DDR3L-1600 |
− | | | + | | type 3 = DDR3L-RS1333 |
− | | | + | | type 4 = DDR3L-RS1600 |
− | |controllers=1 | + | | type 5 = DDR4-1866 |
− | |channels=2 | + | | type 6 = DDR4-2133 |
− | |max bandwidth= | + | | type 7 = DDR4-RS1866 |
− | |bandwidth schan= | + | | type 8 = DDR4-RS2133 |
− | |bandwidth dchan= | + | | controllers = 1 |
+ | | channels = 2 | ||
+ | | ecc support = Yes | ||
+ | | max bandwidth = 34.1 GB/s | ||
+ | | bandwidth schan = | ||
+ | | bandwidth dchan = | ||
+ | | max memory = 64 GB | ||
}} | }} | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 3.0 | | pcie revision = 3.0 | ||
| pcie lanes = 16 | | pcie lanes = 16 | ||
| pcie config = 1x16 | | pcie config = 1x16 | ||
− | | pcie config | + | | pcie config 1 = 2x8 |
− | | pcie config | + | | pcie config 2 = 1x8+2x4 |
+ | | usb revision = | ||
+ | | usb revision 2 = | ||
+ | | usb revision N = | ||
+ | | usb ports = | ||
+ | | sata ports = | ||
+ | | integrated lan = | ||
+ | | uart = | ||
}} | }} | ||
− | + | == Features == | |
− | + | {{mpu features | |
− | + | | em64t = Yes | |
− | == Features == | + | | nx = Yes |
− | {{ | + | | txt = Yes |
− | | | + | | tsx = Yes |
− | | | + | | vpro = Yes |
− | | | + | | ht = Yes |
− | | | + | | tbt1 = |
− | | | + | | tbt2 = Yes |
− | | | + | | bpt = |
− | | | + | | vt-x = Yes |
− | | | + | | vt-d = Yes |
− | | | + | | ept = Yes |
− | | | + | | mmx = Yes |
− | | | + | | sse = Yes |
− | | | + | | sse2 = Yes |
− | | | + | | sse3 = Yes |
− | | | + | | ssse3 = Yes |
− | | | + | | sse4 = Yes |
− | | | + | | sse4.1 = Yes |
− | | | + | | sse4.2 = Yes |
− | + | | aes = Yes | |
− | | | + | | pclmul = Yes |
− | + | | avx = Yes | |
− | | | + | | avx2 = Yes |
− | | | + | | bmi = Yes |
− | + | | bmi1 = Yes | |
− | + | | bmi2 = Yes | |
− | + | | f16c = Yes | |
− | + | | fma3 = Yes | |
− | |aes=Yes | + | | mpx = Yes |
− | | | + | | sgx = |
− | | | + | | eist = Yes |
− | + | | secure key = Yes | |
− | + | | os guard = Yes | |
− | | | ||
− | | | ||
− | | | ||
− | |||
− | | | ||
− | |||
− | |||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |mpx=Yes | ||
− | |sgx= | ||
− | | | ||
− | | | ||
− | | | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} |
Facts about "Xeon E3-1260L v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1260L v5 - Intel#package + and Xeon E3-1260L v5 - Intel#io + |
base frequency | 2,900 MHz (2.9 GHz, 2,900,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Sunrise Point + |
clock multiplier | 29 + |
core count | 4 + |
core family | 6 + |
core model | 94 + |
core name | Skylake DT + |
core stepping | R0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
cpuid | 506E3 + |
designer | Intel + |
die area | 122 mm² (0.189 in², 1.22 cm², 122,000,000 µm²) + |
family | Xeon E3 + |
first announced | October 19, 2015 + |
first launched | October 19, 2015 + |
full page name | intel/xeon e3/e3-1260l v5 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | October 19, 2015 + |
main image | + |
manufacturer | Intel + |
market segment | Server + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Skylake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E3-1260L v5 + |
name | Xeon E3-1260L v5 + |
package | FCLGA-1151 + |
part number | CM8066201921903 + |
platform | Greenlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 294.00 (€ 264.60, £ 238.14, ¥ 30,379.02) + |
s-spec | SR2CR + and SR2LH + |
series | E3-1200 v5 + |
smp max ways | 1 + |
socket | LGA-1151 + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
tdp | 45 W (45,000 mW, 0.0603 hp, 0.045 kW) + |
technology | CMOS + |
thread count | 8 + |
turbo frequency (1 core) | 3,900 MHz (3.9 GHz, 3,900,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |