From WikiChip
Editing intel/xeon e3/e3-1240l v5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon E3-1240L v5}} | {{intel title|Xeon E3-1240L v5}} | ||
− | {{ | + | {{mpu |
− | |name=Xeon E3-1240L v5 | + | | name = Xeon E3-1240L v5 |
− | |image=skylake dt (front).png | + | | no image = |
− | |designer=Intel | + | | image = skylake dt (front).png |
− | |manufacturer=Intel | + | | image size = 250px |
− | |model number=E3-1240L v5 | + | | caption = |
− | |part number=CM8066201935808 | + | | designer = Intel |
− | + | | manufacturer = Intel | |
− | + | | model number = E3-1240L v5 | |
− | |market=Server | + | | part number = CM8066201935808 |
− | |first announced=October 19, 2015 | + | | market = Server |
− | |first launched=October 19, 2015 | + | | first announced = October 19, 2015 |
− | |release price=$278 | + | | first launched = October 19, 2015 |
− | |family=Xeon E3 | + | | last order = |
− | |series=E3-1200 v5 | + | | last shipment = |
− | |locked=Yes | + | | release price = $278 |
− | |frequency= | + | |
− | |turbo frequency1= | + | | family = Xeon E3 |
− | |bus type=DMI 3.0 | + | | series = E3-1200 v5 |
− | |bus | + | | locked = Yes |
− | |bus rate=8 GT/s | + | | frequency = 2100 MHz |
− | |clock multiplier=21 | + | | turbo frequency = Yes |
− | |cpuid=506E3 | + | | turbo frequency1 = 3200 MHz |
− | |isa=x86 | + | | turbo frequency2 = |
− | |isa | + | | turbo frequency3 = |
− | |microarch=Skylake | + | | turbo frequency4 = |
− | |platform=Greenlow | + | | bus type = DMI 3.0 |
− | |chipset=Sunrise Point | + | | bus speed = |
− | |core name=Skylake DT | + | | bus rate = 8 GT/s |
− | |core family=6 | + | | clock multiplier = 21 |
− | |core model= | + | | s-spec = SR2CW |
− | |core stepping=R0 | + | | s-spec 2 = SR2LN |
− | |process=14 nm | + | | s-spec es = |
− | |technology=CMOS | + | | s-spec qs = |
− | |die area=122 mm² | + | | cpuid = 506E3 |
− | |word size=64 bit | + | |
− | |core count=4 | + | | isa family = x86 |
− | |thread count=8 | + | | isa = x86-64 |
− | |max cpus=1 | + | | microarch = Skylake |
− | |max memory=64 GiB | + | | platform = Greenlow |
− | |v core | + | | chipset = Sunrise Point |
− | |v core | + | | core name = Skylake DT |
− | |tdp=25 W | + | | core family = 6 |
− | |tjunc min=0 °C | + | | core model = 14 |
− | |tjunc max=100 °C | + | | core stepping = R0 |
− | |tstorage min=-25 °C | + | | process = 14 nm |
− | |tstorage max=125 °C | + | | transistors = |
− | |package module 1={{packages/intel/lga-1151}} | + | | technology = CMOS |
− | + | | die area = 122 mm² | |
+ | | word size = 64 bit | ||
+ | | core count = 4 | ||
+ | | thread count = 8 | ||
+ | | max cpus = 1 | ||
+ | | max memory = 64 GiB | ||
+ | |||
+ | | electrical = Yes | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | sdp = | ||
+ | | tdp = 25 W | ||
+ | | tjunc min = 0 °C | ||
+ | | tjunc max = 100 °C | ||
+ | | tcase min = | ||
+ | | tcase max = | ||
+ | | tstorage min = -25 °C | ||
+ | | tstorage max = 125 °C | ||
+ | | tambient min = | ||
+ | | tambient max = | ||
+ | |||
+ | | package module 1 = {{packages/intel/lga-1151}} | ||
}} | }} | ||
'''Xeon E3-1240L v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2.1 GHz with turbo boost of 3.2 GHz. The E3-1240L v5 has a [[TDP]] of 25 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no [[integrated graphics processor]]. | '''Xeon E3-1240L v5''' is an entry-level server and workstation {{arch|64}} [[quad-core]] [[x86]] microprocessor introduced by [[Intel]] in October 2015. This {{intel|Skylake}}-based chip operates at 2.1 GHz with turbo boost of 3.2 GHz. The E3-1240L v5 has a [[TDP]] of 25 Watts and supports up to 64 GiB of dual-channel DDR4-2133 memory. This MPU has no [[integrated graphics processor]]. | ||
Line 69: | Line 90: | ||
|l3 cache=8 MiB | |l3 cache=8 MiB | ||
|l3 break=4x2 MiB | |l3 break=4x2 MiB | ||
+ | |l3 desc=16-way set associative | ||
|l3 policy=write-back | |l3 policy=write-back | ||
}} | }} | ||
Line 74: | Line 96: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR3L-1600 | + | |type=DDR3L-1600 |
|type 2=DDR4-2133 | |type 2=DDR4-2133 | ||
|ecc=Yes | |ecc=Yes | ||
Line 80: | Line 102: | ||
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
− | |max bandwidth= | + | |max bandwidth=35.76 GiB/s |
− | |bandwidth schan= | + | |bandwidth schan=17.88 GiB/s |
− | |bandwidth dchan= | + | |bandwidth dchan=35.76 GiB/s |
}} | }} | ||
Line 97: | Line 119: | ||
This chip has no integrated graphics processing unit. | This chip has no integrated graphics processing unit. | ||
− | == Features == | + | == Features == |
{{x86 features | {{x86 features | ||
|real=Yes | |real=Yes | ||
Line 118: | Line 140: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512=No | |
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 133: | Line 155: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=No |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
|eist=Yes | |eist=Yes | ||
− | |sst= | + | |sst=Yes |
|flex=No | |flex=No | ||
|fastmem=No | |fastmem=No | ||
Line 163: | Line 185: | ||
|amdvi=No | |amdvi=No | ||
|amdv=No | |amdv=No | ||
− | |||
− | |||
− | |||
|rvi=No | |rvi=No | ||
|smt=No | |smt=No |
Facts about "Xeon E3-1240L v5 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1240L v5 - Intel#package + and Xeon E3-1240L v5 - Intel#io + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
bus links | 4 + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Sunrise Point + |
clock multiplier | 21 + |
core count | 4 + |
core family | 6 + |
core model | 94 + |
core name | Skylake DT + |
core stepping | R0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
cpuid | 506E3 + |
designer | Intel + |
die area | 122 mm² (0.189 in², 1.22 cm², 122,000,000 µm²) + |
family | Xeon E3 + |
first announced | October 19, 2015 + |
first launched | October 19, 2015 + |
full page name | intel/xeon e3/e3-1240l v5 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Trusted Execution Technology +, Intel vPro Technology +, Transactional Synchronization Extensions +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | October 19, 2015 + |
main image | + |
manufacturer | Intel + |
market segment | Server + |
max cpu count | 1 + |
max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 31.79 GiB/s (32,552.96 MiB/s, 34.134 GB/s, 34,134.253 MB/s, 0.031 TiB/s, 0.0341 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Skylake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E3-1240L v5 + |
name | Xeon E3-1240L v5 + |
package | FCLGA-1151 + |
part number | CM8066201935808 + |
platform | Greenlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 278.00 (€ 250.20, £ 225.18, ¥ 28,725.74) + |
s-spec | SR2CW + and SR2LN + |
series | E3-1200 v5 + |
smp max ways | 1 + |
socket | LGA-1151 + |
supported memory type | DDR3L-1600 + and DDR4-2133 + |
tdp | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
technology | CMOS + |
thread count | 8 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |