From WikiChip
Editing intel/xeon e3/e3-1205 v6
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Xeon E3-1205 v6}} | {{intel title|Xeon E3-1205 v6}} | ||
− | {{ | + | {{mpu |
− | |name=Xeon E3-1205 v6 | + | | future = Yes |
− | |no image=Yes | + | | name = Xeon E3-1205 v6 |
− | |designer=Intel | + | | no image = Yes |
− | |manufacturer=Intel | + | | image = |
− | |model number=E3-1205 v6 | + | | image size = |
− | |part number=CM8067702871025 | + | | caption = |
− | | | + | | designer = Intel |
− | |market=Workstation | + | | manufacturer = Intel |
− | + | | model number = E3-1205 v6 | |
− | |first announced= | + | | part number = CM8067702871025 |
− | |first launched= | + | | part number 2 = |
− | | | + | | market = Workstation |
− | |family=Xeon E3 | + | | first announced = October 28, 2016 |
− | |series=E3-1200 v6 | + | | first launched = 2017 |
− | |locked=Yes | + | | last order = |
− | |frequency=3,000 MHz | + | | last shipment = |
− | |bus type=DMI 3.0 | + | |
− | |bus rate=8 GT/s | + | | family = Xeon E3 |
− | |clock multiplier= | + | | series = E3-1200 v6 |
− | | | + | | locked = Yes |
− | | | + | | frequency = 3,000 MHz |
− | |microarch=Kaby Lake | + | | turbo frequency = Yes |
− | |platform= | + | | turbo frequency1 = |
− | |chipset= | + | | turbo frequency2 = |
− | + | | turbo frequency3 = | |
− | |core name= | + | | turbo frequency4 = |
− | |core family= | + | | bus type = DMI 3.0 |
− | |core model= | + | | bus speed = |
− | |core stepping= | + | | bus rate = 8 GT/s |
− | |process=14 nm | + | | clock multiplier = |
− | |technology=CMOS | + | | s-spec = SR32D |
− | |word size=64 bit | + | | s-spec 2 = |
− | |core count=4 | + | | s-spec es = |
− | |thread count=8 | + | | s-spec qs = |
− | |max cpus=1 | + | | cpuid = |
− | |max memory= | + | |
− | |v core | + | | microarch = Kaby Lake |
− | |v core | + | | platform = |
− | |tdp= | + | | chipset = |
− | | | + | | core name = |
− | | | + | | core family = |
− | |package | + | | core model = |
+ | | core stepping = | ||
+ | | process = 14 nm | ||
+ | | transistors = | ||
+ | | technology = CMOS | ||
+ | | die size = | ||
+ | | word size = 64 bit | ||
+ | | core count = 4 | ||
+ | | thread count = 8 | ||
+ | | max cpus = 1 | ||
+ | | max memory = | ||
+ | |||
+ | | electrical = | ||
+ | | v core = | ||
+ | | v core tolerance = | ||
+ | | sdp = | ||
+ | | tdp = | ||
+ | | ctdp down = | ||
+ | | ctdp down frequency = | ||
+ | | ctdp up = | ||
+ | | ctdp up frequency = | ||
+ | | temp max = | ||
+ | | temp min = | ||
+ | |||
+ | | packaging = | ||
+ | | package = | ||
+ | | package type = | ||
+ | | package size = | ||
+ | | socket = | ||
+ | | socket type = | ||
}} | }} | ||
− | '''Xeon E3-1205 v6''' is | + | The '''Xeon E3-1205 v6''' is an entry-level workstations and servers {{arch|64}} [[x86]] [[quad-core]] microprocessor designed by [[Intel]] and set to be released in late 2016 or early 2017. This {{intel|Kaby Lake}}-based chip operates at 3 GHz. |
+ | |||
+ | |||
+ | {{unknown features}} | ||
== Cache == | == Cache == | ||
Line 53: | Line 85: | ||
|l1i break=4x32 KiB | |l1i break=4x32 KiB | ||
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
+ | |l1i policy=write-back | ||
|l1d cache=128 KiB | |l1d cache=128 KiB | ||
|l1d break=4x32 KiB | |l1d break=4x32 KiB | ||
Line 69: | Line 102: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type=DDR3L- | + | |type=DDR3L-1600 |
− | |type 2=DDR4-2400 | + | |type 2=LPDDR3-2133 |
+ | |type 3=DDR4-2400 | ||
|ecc=Yes | |ecc=Yes | ||
|max mem=64 GiB | |max mem=64 GiB | ||
Line 90: | Line 124: | ||
== Graphics == | == Graphics == | ||
− | {{ | + | {{empty section}} |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
== Features == | == Features == | ||
Line 145: | Line 136: | ||
|x8664=Yes | |x8664=Yes | ||
|nx=Yes | |nx=Yes | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
|mmx=Yes | |mmx=Yes | ||
|emmx=Yes | |emmx=Yes | ||
Line 156: | Line 149: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | |avx512=No | |
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 171: | Line 164: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=Yes |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
|eist=Yes | |eist=Yes | ||
|sst=Yes | |sst=Yes | ||
− | |flex= | + | |flex=Yes |
|fastmem=No | |fastmem=No | ||
− | |isrt= | + | |isrt=Yes |
|sba=No | |sba=No | ||
− | |mwt= | + | |mwt=Yes |
− | |sipp= | + | |sipp=Yes |
|att=No | |att=No | ||
|ipt=No | |ipt=No | ||
Line 195: | Line 188: | ||
|securekey=Yes | |securekey=Yes | ||
|osguard=Yes | |osguard=Yes | ||
− | |||
− | |||
|smartmp=No | |smartmp=No | ||
|powernow=No | |powernow=No | ||
− | |||
|amdv=No | |amdv=No | ||
|rvi=No | |rvi=No | ||
− | |||
− | |||
− | |||
}} | }} |
Facts about "Xeon E3-1205 v6 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon E3-1205 v6 - Intel#package + and Xeon E3-1205 v6 - Intel#io + |
base frequency | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
bus rate | 8,000 MT/s (8 GT/s, 8,000,000 kT/s) + |
bus type | DMI 3.0 + |
chipset | Sunrise Point + and Union Point + |
clock multiplier | 30 + |
core count | 4 + |
core family | 6 + |
core model | 158 + |
core name | Kaby Lake DT + |
core stepping | B0 + |
core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + |
core voltage (min) | 0.55 V (5.5 dV, 55 cV, 550 mV) + |
designer | Intel + |
device id | 0x191D + |
family | Xeon E3 + |
first announced | March 28, 2017 + |
first launched | March 28, 2017 + |
full page name | intel/xeon e3/e3-1205 v6 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Transactional Synchronization Extensions +, Secure Key Technology +, Advanced Vector Extensions +, Enhanced SpeedStep Technology +, OS Guard +, Extended Page Tables +, Memory Protection Extensions + and Software Guard Extensions + |
has intel enhanced speedstep technology | true + |
has intel secure key technology | true + |
has intel speed shift technology | true + |
has intel supervisor mode execution protection | true + |
has intel trusted execution technology | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics P630 + |
integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 24 + |
integrated gpu max frequency | 1,000 MHz (1 GHz, 1,000,000 KHz) + |
integrated gpu max memory | 1,740.8 MiB (1,782,579.2 KiB, 1,825,361,100.8 B, 1.7 GiB) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
ldate | March 28, 2017 + |
manufacturer | Intel + |
market segment | Workstation + and Server + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Kaby Lake + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | E3-1205 v6 + |
name | Xeon E3-1205 v6 + |
package | FCLGA-1151 + |
part number | CM8067702871025 + |
platform | Greenlow + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 193.00 (€ 173.70, £ 156.33, ¥ 19,942.69) + |
s-spec | SR32D + |
series | E3-1200 v6 + |
smp max ways | 1 + |
socket | LGA-1151 + |
supported memory type | DDR4-2400 + and DDR3L-1866 + |
tdp | 65 W (65,000 mW, 0.0872 hp, 0.065 kW) + |
technology | CMOS + |
thread count | 8 + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |