From WikiChip
Editing intel/process
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 25: | Line 25: | ||
<table class="wikitable" style="text-align: center;"> | <table class="wikitable" style="text-align: center;"> | ||
<tr><th>Year</th><th>Process</th><th>[[technology node|Node]]</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr> | <tr><th>Year</th><th>Process</th><th>[[technology node|Node]]</th><th>MLayers</th><th>µarchs</th><th>Gate</th><th>Interconnects</th><th colspan="4">Attributes</th></tr> | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
{{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm | {{intel proc tech |year=1977 |name=CHMOS I |mlayers=1 |node=3 µm | ||
|archs=8085, 8086, 8088, 80186 | |archs=8085, 8086, 8088, 80186 | ||
Line 179: | Line 164: | ||
|xtor img=intel 14nm gate top.png | |xtor img=intel 14nm gate top.png | ||
|interconnects img=intel 14nm gate interconnect.png | |interconnects img=intel 14nm gate interconnect.png | ||
− | |archs=Broadwell, Skylake, Kaby Lake, Coffee | + | |archs=Broadwell, Skylake, Kaby Lake, Coffee Lake |
|a1=T<sub>oxe</sub>|d1= |a12=Gate Dielectric |d12=High-κ | |a1=T<sub>oxe</sub>|d1= |a12=Gate Dielectric |d12=High-κ | ||
|a2=V<sub>dd</sub> |d2=0.70 V |a22=SRAM |d22=0.0499 µm² | |a2=V<sub>dd</sub> |d2=0.70 V |a22=SRAM |d22=0.0499 µm² | ||
Line 187: | Line 172: | ||
|a6=W<sub>''fin''</sub> |d6=8 nm |a62=H<sub>''fin''</sub> |d62=42-46 nm | |a6=W<sub>''fin''</sub> |d6=8 nm |a62=H<sub>''fin''</sub> |d62=42-46 nm | ||
}} | }} | ||
− | {{intel proc tech |year=2019 |name=P1274 (CPU)<br>P1275 (SoC, I/O) |mlayers=12 | + | {{intel proc tech |year=2019 |name=P1274 (CPU)<br>P1275 (SoC, I/O) |mlayers=12 |node=10 nm |
− | |archs=Cannon Lake, | + | |archs=Cannon Lake, Icelake, Tigerlake |
|a1=T<sub>oxe</sub>|d1= |a12=Gate Dielectric |d12=High-κ | |a1=T<sub>oxe</sub>|d1= |a12=Gate Dielectric |d12=High-κ | ||
|a2=V<sub>dd</sub> |d2=0.70 V |a22=SRAM |d22=0.0312 µm² | |a2=V<sub>dd</sub> |d2=0.70 V |a22=SRAM |d22=0.0312 µm² | ||
Line 196: | Line 181: | ||
|a6=W<sub>''fin''</sub> |d6=7 nm |a62=H<sub>''fin''</sub> |d62=44-55 nm | |a6=W<sub>''fin''</sub> |d6=7 nm |a62=H<sub>''fin''</sub> |d62=44-55 nm | ||
}} | }} | ||
− | {{intel proc tech |year= | + | {{intel proc tech |year=202? |name=P1276 (CPU)<br>P1277 (SoC, I/O) |mlayers= |node=7 nm |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | {{intel proc tech |year= | + | {{intel proc tech |year=202? |name=P1278 (CPU)<br>P1279 (SoC, I/O) |mlayers= |node=5 nm |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
</table> | </table> |