From WikiChip
Editing intel/pentium (2009)/n4200
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Pentium N4200}} | {{intel title|Pentium N4200}} | ||
− | {{ | + | {{mpu |
| name = Pentium | | name = Pentium | ||
| no image = Yes | | no image = Yes | ||
Line 6: | Line 6: | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = N4200 | | model number = N4200 | ||
− | | part number = | + | | part number = |
− | | part number 2 = | + | | part number 1 = |
+ | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | |||
| market = Mobile | | market = Mobile | ||
| first announced = August 30, 2016 | | first announced = August 30, 2016 | ||
Line 15: | Line 15: | ||
| last order = | | last order = | ||
| last shipment = | | last shipment = | ||
− | |||
| family = Pentium | | family = Pentium | ||
Line 27: | Line 26: | ||
| bus rate = | | bus rate = | ||
| clock multiplier = 11 | | clock multiplier = 11 | ||
− | | s-spec = | + | | s-spec = |
− | | s-spec 2 = | + | | s-spec 2 = |
| s-spec es = | | s-spec es = | ||
| s-spec qs = | | s-spec qs = | ||
Line 36: | Line 35: | ||
| platform = | | platform = | ||
| core name = Apollo Lake | | core name = Apollo Lake | ||
− | | core stepping = | + | | core stepping = |
− | |||
| process = 14 nm | | process = 14 nm | ||
| transistors = | | transistors = | ||
Line 46: | Line 44: | ||
| thread count = 4 | | thread count = 4 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 8 | + | | max memory = 8 GB |
− | |||
+ | | electrical = Yes | ||
| power = | | power = | ||
| v core = | | v core = | ||
Line 60: | Line 58: | ||
| ctdp up = | | ctdp up = | ||
| ctdp up frequency = | | ctdp up frequency = | ||
+ | | temp min = | ||
+ | | temp max = | ||
| tjunc min = 0 °C | | tjunc min = 0 °C | ||
| tjunc max = 105 °C | | tjunc max = 105 °C | ||
| tcase min = | | tcase min = | ||
| tcase max = | | tcase max = | ||
− | | tstorage min = | + | | tstorage min = |
− | | tstorage max = | + | | tstorage max = |
| packaging = Yes | | packaging = Yes | ||
Line 83: | Line 83: | ||
{{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}} | {{main|intel/microarchitectures/goldmont#Memory_Hierarchy|l1=Goldmont's Cache}} | ||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KB |
− | |l1i break=4x32 | + | |l1i break=4x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=96 | + | |l1d cache=96 KB |
− | |l1d break=4x24 | + | |l1d break=4x24 KB |
|l1d desc=6-way set associative | |l1d desc=6-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache=2 | + | |l2 cache=2 MB |
− | |l2 break=2x1 | + | |l2 break=2x1 MB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra=(per 2 cores) | |l2 extra=(per 2 cores) | ||
− | |l3 cache=0 | + | |l3 cache=0 KB |
|l3 desc=No L3$ | |l3 desc=No L3$ | ||
}} | }} | ||
Line 116: | Line 116: | ||
| bandwidth dchan = 38,400 MB/s | | bandwidth dchan = 38,400 MB/s | ||
| max memory = 8,192 MB | | max memory = 8,192 MB | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} |
Facts about "Pentium N4200 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Pentium N4200 - Intel#io + |
base frequency | 1,100 MHz (1.1 GHz, 1,100,000 kHz) + |
clock multiplier | 11 + |
core count | 4 + |
core name | Apollo Lake + |
core stepping | B0 + and B1 + |
designer | Intel + |
device id | 0x5A84 + |
family | Pentium + |
first announced | August 30, 2016 + |
first launched | August 30, 2016 + |
full page name | intel/pentium (2009)/n4200 + |
has extended page tables support | true + |
has feature | integrated gpu +, Trusted Execution Technology +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology + and Extended Page Tables + |
has intel burst performance technology | true + |
has intel enhanced speedstep technology | true + |
has intel trusted execution technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics 505 + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 750 MHz (0.75 GHz, 750,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | August 30, 2016 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max pcie lanes | 6 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Goldmont + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | N4200 + |
name | Pentium + |
part number | FH8066802979703 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 161.00 (€ 144.90, £ 130.41, ¥ 16,636.13) + |
s-spec | SR2Y9 + and SR2Z5 + |
sdp | 4 W (4,000 mW, 0.00536 hp, 0.004 kW) + |
series | N Series + |
smp max ways | 1 + |
tdp | 6 W (6,000 mW, 0.00805 hp, 0.006 kW) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |