From WikiChip
Editing intel/microarchitectures/ice lake (server)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 5: | Line 5: | ||
|designer=Intel | |designer=Intel | ||
|manufacturer=Intel | |manufacturer=Intel | ||
− | |introduction= | + | |introduction=2020 |
− | |process=10 nm | + | |process=10 nm |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|isa=x86-64 | |isa=x86-64 | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|core name=Ice Lake SP | |core name=Ice Lake SP | ||
|core name 2=Ice Lake X | |core name 2=Ice Lake X | ||
− | |predecessor= | + | |predecessor=Cooper Lake |
− | |predecessor link=intel/microarchitectures/ | + | |predecessor link=intel/microarchitectures/cooper lake |
|successor=Sapphire Rapids | |successor=Sapphire Rapids | ||
|successor link=intel/microarchitectures/sapphire rapids | |successor link=intel/microarchitectures/sapphire rapids | ||
− | |contemporary | + | |contemporary=Ice Lake (client) |
− | + | |contemporary link=intel/microarchitectures/ice_lake_(client) | |
− | |||
− | |contemporary | ||
}} | }} | ||
− | '''Ice Lake''' ('''ICL | + | '''Ice Lake''' ('''ICL''') '''Server Configuration''' is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[10 nm]] [[microarchitecture]] for enthusiasts and servers. |
== Codenames == | == Codenames == | ||
Line 63: | Line 30: | ||
| {{intel|Ice Lake SP|l=core}} || ICL-SP || Server Scalable Processors | | {{intel|Ice Lake SP|l=core}} || ICL-SP || Server Scalable Processors | ||
|} | |} | ||
− | |||
− | |||
− | |||
− | |||
== Process Technology== | == Process Technology== | ||
Line 78: | Line 41: | ||
! Compiler !! Arch-Specific || Arch-Favorable | ! Compiler !! Arch-Specific || Arch-Favorable | ||
|- | |- | ||
− | | [[ICC]] || <code>-march=icelake | + | | [[ICC]] || <code>-march=icelake</code> || <code>-mtune=icelake</code> |
|- | |- | ||
− | | [[GCC]] || <code>-march=icelake | + | | [[GCC]] || <code>-march=icelake</code> || <code>-mtune=icelake</code> |
|- | |- | ||
− | | [[LLVM]] || <code>-march=icelake | + | | [[LLVM]] || <code>-march=icelake</code> || <code>-mtune=icelake</code> |
|- | |- | ||
− | | [[Visual Studio]] || <code>/ | + | | [[Visual Studio]] || <code>/?</code> || <code>/tune:?</code> |
|} | |} | ||
Line 95: | Line 58: | ||
| colspan="4" | Family 6 Model ? | | colspan="4" | Family 6 Model ? | ||
|- | |- | ||
− | | rowspan="2" | | + | | rowspan="2" | ? || 0 || 0x6 || ? || ? |
|- | |- | ||
− | | colspan="4" | Family 6 Model | + | | colspan="4" | Family 6 Model ? |
|} | |} | ||
Line 112: | Line 75: | ||
** Octa-channel (up from hexa-channel) | ** Octa-channel (up from hexa-channel) | ||
** 3200 MT/s (up from 2933 MT/s) | ** 3200 MT/s (up from 2933 MT/s) | ||
− | |||
− | |||
* Platform | * Platform | ||
** {{intel|Purley|l=platform}} '''→''' {{intel|Whitley|l=platform}} | ** {{intel|Purley|l=platform}} '''→''' {{intel|Whitley|l=platform}} | ||
Line 121: | Line 82: | ||
====New instructions ==== | ====New instructions ==== | ||
− | Ice Lake introduced a number of {{x86|extensions|new instructions}} | + | Ice Lake introduced a number of {{x86|extensions|new instructions}}: |
+ | |||
+ | * {{x86|CLWB|<code>CLWB</code>}} - Force cache line write-back without flush | ||
+ | * {{x86|RDPID|<code>RDPID</code>}} - Read Processor ID | ||
+ | * Additional {{x86|AVX-512}} extensions: | ||
+ | ** {{x86|AVX512VPOPCNTDQ|<code>AVX512VPOPCNTDQ</code>}} - AVX-512 Vector Population Count Doubleword and Quadword | ||
+ | ** {{x86|AVX512VNNI|<code>AVX512VNNI</code>}} - AVX-512 Vector Neural Network Instructions | ||
+ | ** {{x86|AVX512GFNI|<code>AVX512GFNI</code>}} - AVX-512 Galois Field New Instructions | ||
+ | ** {{x86|AVX512VAES|<code>AVX512VAES</code>}} - AVX-512 Vector AES | ||
+ | ** {{x86|AVX512VBMI2|<code>AVX512VBMI2</code>}} - AVX-512 Vector Bit Manipulation, Version 2 | ||
+ | ** {{x86|AVX512BITALG|<code>AVX512BITALG</code>}} - AVX-512 Bit Algorithms | ||
+ | ** {{x86|AVX512VPCLMULQDQ|<code>AVX512VPCLMULQDQ</code>}} - AVX-512 Vector Vector Carry-less Multiply | ||
+ | * {{x86|TME|<code>TME</code>}} - Total Memory Encryption | ||
+ | * {{x86|ENCLV|<code>ENCLV</code>}} - SGX oversubscription instructions | ||
+ | * Fast Short REP MOV | ||
+ | * Split Lock Detection | ||
== All Ice Lake Chips == | == All Ice Lake Chips == |
Facts about "Ice Lake (server) - Microarchitectures - Intel"
codename | Ice Lake (server) + |
core count | 8 +, 10 +, 12 +, 16 +, 18 +, 20 +, 24 +, 26 +, 28 +, 32 +, 36 +, 38 + and 40 + |
designer | Intel + |
first launched | April 2021 + |
full page name | intel/microarchitectures/ice lake (server) + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Ice Lake (server) + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |