From WikiChip
Editing intel/microarchitectures/goldmont
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 30: | Line 30: | ||
|extension 11=PCLMUL | |extension 11=PCLMUL | ||
|extension 12=RDRND | |extension 12=RDRND | ||
− | |extension 13 | + | |extension 13=SHA |
− | |||
− | |||
− | |||
|l1i=32 KiB | |l1i=32 KiB | ||
|l1i per=Core | |l1i per=Core | ||
Line 99: | Line 96: | ||
Goldmont introduced a number of {{x86|extensions|new instructions}}: | Goldmont introduced a number of {{x86|extensions|new instructions}}: | ||
+ | * {{x86|SGX1|<code>SGX1</code>}} - Software Guard Extensions, Version 1 | ||
* {{x86|RDSEED|<code>RDSEED</code>}} - Generates 16, 32 or 64 bit random numbers seeds ([[NIST SP 800-90B]] & [[NIST SP 800-90C]]) | * {{x86|RDSEED|<code>RDSEED</code>}} - Generates 16, 32 or 64 bit random numbers seeds ([[NIST SP 800-90B]] & [[NIST SP 800-90C]]) | ||
* {{x86|SMAP|<code>SMAP</code>}} - Supervisor Mode Access Prevention | * {{x86|SMAP|<code>SMAP</code>}} - Supervisor Mode Access Prevention | ||
Line 105: | Line 103: | ||
* {{x86|XSAVES|<code>XSAVES</code>}} - Save processor supervisor-mode extended states to memory. | * {{x86|XSAVES|<code>XSAVES</code>}} - Save processor supervisor-mode extended states to memory. | ||
* {{x86|CLFLUSHOPT|<code>CLFLUSHOPT</code>}} - Flush & Invalidates memory operand and its associated cache line (All L1/L2/L3 etc..) | * {{x86|CLFLUSHOPT|<code>CLFLUSHOPT</code>}} - Flush & Invalidates memory operand and its associated cache line (All L1/L2/L3 etc..) | ||
− | |||
* FS/GS base access | * FS/GS base access | ||
Line 121: | Line 118: | ||
*** 1 MiB 16-way set associative, 64 B line size | *** 1 MiB 16-way set associative, 64 B line size | ||
*** Per 2 cores | *** Per 2 cores | ||
− | |||
** L3 Cache: | ** L3 Cache: | ||
*** No level 3 cache | *** No level 3 cache |
Facts about "Goldmont - Microarchitectures - Intel"
codename | Goldmont + |
core count | 2 +, 4 +, 8 +, 12 + and 16 + |
designer | Intel + |
first launched | August 30, 2016 + |
full page name | intel/microarchitectures/goldmont + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Goldmont + |
pipeline stages (max) | 14 + |
pipeline stages (min) | 12 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |