From WikiChip
Editing intel/cores/skylake de
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 12: | Line 12: | ||
|word=64 bit | |word=64 bit | ||
|proc=14 nm | |proc=14 nm | ||
+ | |clock min1,600 MHz | ||
|clock max=2,300 MHz | |clock max=2,300 MHz | ||
|package module 1={{packages/intel/fcbga-2518}} | |package module 1={{packages/intel/fcbga-2518}} | ||
|predecessor=Broadwell DE | |predecessor=Broadwell DE | ||
|predecessor link=intel/cores/broadwell de | |predecessor link=intel/cores/broadwell de | ||
− | |||
− | |||
}} | }} | ||
− | '''Skylake DE''' ('''SKL-DE''') is the processor core for [[Intel]]'s single-chip high-performance low-power dense processors | + | '''Skylake DE''' ('''SKL-DE''') is the processor core for [[Intel]]'s platform of single-chip high-performance low-power dense processors based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture, succeeding {{\\|Broadwell DE}}. Skylake DE processors feature a large array of enhancements and improvements including the new {{x86|AVX-512}} extension. Skylake DE are aimed at lower power IoT, networking, and dense [[edge computing]]. |
== Overview == | == Overview == | ||
− | All processors are a single-socket {{intel|BGA-2518}} package, manufacturing on Intel's [[14 nm | + | Skylake DE are a single-chip solution consisting of just the processor chip itself. All processors are a single-socket {{intel|BGA-2518}} package, manufacturing on Intel's [[14 nm process]] based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture. The chip incorporates the {{intel|Lewisburg|l=chipset}} chipset along with the microprocessor die in the same. |
=== Common Features === | === Common Features === | ||
− | For the most part, Skylake DE processors come with all the features enabled and only [[core count]] and {{intel|frequency behavior|frequency}} being the differentiating feature. It's worth pointing out that Skylake DE chips come with {{x86|AVX-512}} along with a single execution units, similar to the low-end {{intel|Skylake SP|l=core}} models. | + | For the most part, Skylake DE processors come with all the features enabled and only [[core count]] and {{intel|frequency behavior|frequency}} being the differentiating feature. It's worth pointing out that Skylake DE chips come with {{x86|AVX-512}} along with a single execution units, similar to the low-end {{intel|Skylake SP|l=core}} models. All models have 32 [[PCIe]] lanes and have all the following features in common: |
− | |||
− | |||
− | |||
− | |||
* '''Mem:''' Up 512 GiB of quad-channel DDR4 Memory | * '''Mem:''' Up 512 GiB of quad-channel DDR4 Memory | ||
− | ** DPC RDIMM and LRDIMM | + | ** DPC RDIMM and LRDIMM \w [[ECC]] |
− | * '''I/O:''' 32 [[PCIe]] 3.0 Lanes | + | * '''I/O:''' 32 [[PCIe]] 3.0 Lanes |
* '''TDP:''' < 110 W | * '''TDP:''' < 110 W | ||
* '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL) | * '''ISA:''' Everything up to AVX-512 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2, AVX512F, AVX512CD, AVX512BW, AVX512DQ, AVX512VL) | ||
Line 42: | Line 37: | ||
* '''Edge Server and Cloud SUKs''' | * '''Edge Server and Cloud SUKs''' | ||
* '''Network Edge and Storage SKUs''' - SKUs suitable for networking and network related storage. Those SKUs include four 10 Gbe Ethernet ports that only require an external [[PHY]] | * '''Network Edge and Storage SKUs''' - SKUs suitable for networking and network related storage. Those SKUs include four 10 Gbe Ethernet ports that only require an external [[PHY]] | ||
− | * '''Integrated QuickAssist Technology''' - SKUs with Intel's {{intel|QuickAssist}} technology enabled | + | * '''Integrated QuickAssist Technology''' - SKUs with Intel's {{intel|QuickAssist}} technology enabled. |
Additionally, SKUs are suffixed with either '''I''', '''T''', and '''N''' or combination of multiple of those options: | Additionally, SKUs are suffixed with either '''I''', '''T''', and '''N''' or combination of multiple of those options: | ||
Line 59: | Line 54: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable tc4 tc5 | + | <table class="comptable sortable tc4 tc5"> |
− | {{comp table header|main| | + | {{comp table header|main|10:List of Skylake DE-based Processors}} |
− | {{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%Turbo|Memory | + | {{comp table header|cols|Launched|Price|Cores|Threads|TDP|L2|L3|%Frequency|%Turbo|Memory}} |
− | {{comp table header|lsep| | + | {{comp table header|lsep|10:Edge Server and Cloud SKUs}} |
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Edge Server and Cloud SKUs]] | {{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Edge Server and Cloud SKUs]] | ||
|?full page name | |?full page name | ||
Line 76: | Line 71: | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?supported memory type | |?supported memory type | ||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|sort=model number | |sort=model number | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table header|lsep| | + | {{comp table header|lsep|10:Network Edge and Storage SKUs}} |
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Network Edge and Storage SKUs]] | {{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Network Edge and Storage SKUs]] | ||
|?full page name | |?full page name | ||
Line 97: | Line 91: | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?supported memory type | |?supported memory type | ||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|sort=model number | |sort=model number | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{comp table header|lsep| | + | {{comp table header|lsep|10:Integrated QuickAssist Technology SKUs}} |
{{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Integrated QuickAssist Technology SKUs]] | {{#ask: [[Category:microprocessor models by intel]] [[core name::Skylake DE]] [[part of::Integrated QuickAssist Technology SKUs]] | ||
|?full page name | |?full page name | ||
Line 118: | Line 111: | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?supported memory type | |?supported memory type | ||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=12 |
|sort=model number | |sort=model number | ||
|mainlabel=- | |mainlabel=- |
Facts about "Skylake DE - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Skylake DE - Cores - Intel#package + |
designer | Intel + |
first announced | February 7, 2018 + |
first launched | February 7, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake DE + |
package | FCBGA-2518 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
word size | 64 bit (8 octets, 16 nibbles) + |