From WikiChip
Editing intel/cores/kaby lake x

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Kaby Lake X|core}}
 
{{intel title|Kaby Lake X|core}}
 
{{core
 
{{core
−
|name=Kaby Lake X
+
| name             = Kaby Lake x
−
|image=kaby lake x (front).png
+
| image            =
−
|image 2=kaby lake x (back).png
+
| image size        = 250px
−
|developer=Intel
+
| image 2          =  
−
|manufacturer=Intel
+
| image 2 size      = 250px
−
|first announced=May 30, 2017
+
| developer         = Intel
−
|first launched=June 26, 2017
+
| manufacturer     = Intel
−
|isa=x86-64
+
| first announced   = August 22, 2017
−
|isa family=x86
+
| first launched   = August 22, 2017
−
|microarch=Kaby Lake
+
| isa               = x86-64
−
|platform=Basin Falls
+
| microarch         = Kaby Lake
−
|word=64 bit
+
| word             = 64 bit
−
|proc=14 nm
+
| proc             = 14 nm
−
|tech=CMOS
+
| tech             = CMOS
−
|clock min=4,000 MHz
+
| clock min         = ? MHz
−
|clock max=4,300 MHz
+
| clock max         = ? MHz
−
|package name 1=intel,fclga_2066
+
| package           = FCLGA 2066
−
|predecessor=Broadwell E
+
| socket            = Socket R4
−
|predecessor link=intel/cores/broadwell e
+
 
−
|contemporary=Skylake X
+
| succession      = Yes
−
|contemporary link=intel/cores/skylake x
+
| predecessor      = Skylake X
−
|package=FCLGA-2066
+
| predecessor link = intel/cores/skylake x
−
|socket=Socket R4
+
| successor        = Cannonlake X
−
|succession=Yes
+
| successor link  = intel/cores/cannonlake x
 
}}
 
}}
−
'''Kaby Lake X''' ('''KBL-X''') is the name of the core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Broadwell E|l=core}} and a contemporary to {{intel|Skylake X|l=core}}. Kaby Lake X processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and feature considerably higher base clock when compared to the the mainstream desktop series of Kaby Lake models.
+
'''Kaby Lake X''' ('''KBL-X''') is the name of the core for [[Intel]]'s high-end desktop (HEDT) microprocessor line based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Skylake X|l=core}} core. Kaby Lake X processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]].
  
 
== Overview ==
 
== Overview ==
Line 34: Line 34:
 
=== Common Features ===
 
=== Common Features ===
 
All Kaby Lake X processors have the following:
 
All Kaby Lake X processors have the following:
−
 
+
* Quad-channel Memory
−
* '''TDP:''' 112 W
+
** Up to DDR4-2667
−
* Dual-channel Memory
+
** Up to 128 GiB
−
** Up to DDR4-2666
 
−
** Up to 64 GiB
 
−
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, FMA3, AVX2)
 
−
* Support {{intel|Turbo Boost|Turbo Boost 2.0}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|SpeedStep}}, Software Guard ({{intel|SGX}}), and Memory Protection ({{intel|MPX}})
 
  
 
== Kaby Lake X Processors ==
 
== Kaby Lake X Processors ==
Line 48: Line 44:
 
           created and tagged accordingly.
 
           created and tagged accordingly.
  
−
           Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
+
           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
 
-->
 
-->
 
{{comp table start}}
 
{{comp table start}}
−
<table class="comptable sortable tc6 tc7">
+
<table class="comptable sortable tc15 tc16 tc17 tc18 tc19">
−
{{comp table header|main|10:List of Kaby Lake X Processors}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Kaby Lake X Processors</th></tr>
−
{{comp table header|cols|Family|Price|Launched|EOL|C|T|L3$|%TDP|Frequency|%Turbo}}
+
<tr class="comptable-header"><th>&nbsp;</th><th colspan="10">Main processor</th><th colspan="3">IGP</th><!--<th colspan="4">Major Feature Diff</th>--></tr>
 +
<tr class="comptable-header"><th class="unsortable">Model</th><th>Launched</th><th data-sort-type="currency">Price</th><th>Family</th><th data-sort-type="number">C</th><th data-sort-type="number">T</th><th data-sort-type="number">L3$</th><th data-sort-type="number">TDP</th><th data-sort-type="number">Freq</th><th data-sort-type="number">Turbo</th><th data-sort-type="number">Max Mem</th><th>Name</th><th data-sort-type="number">Freq</th><th data-sort-type="number">{{intel|TBT}}</th></tr>
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]
 
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]
 
  |?full page name
 
  |?full page name
 
  |?model number
 
  |?model number
 +
|?first launched
 +
|?release price
 
  |?microprocessor family
 
  |?microprocessor family
−
|?release price
 
−
|?first launched
 
−
|?last order
 
 
  |?core count
 
  |?core count
 
  |?thread count
 
  |?thread count
Line 67: Line 63:
 
  |?base frequency#GHz
 
  |?base frequency#GHz
 
  |?turbo frequency (1 core)#GHz
 
  |?turbo frequency (1 core)#GHz
 +
|?max memory#GiB
 +
|?integrated gpu
 +
|?integrated gpu base frequency
 +
|?integrated gpu max frequency
 
  |format=template
 
  |format=template
 
  |template=proc table 3
 
  |template=proc table 3
Line 72: Line 72:
 
  |sort=microprocessor family, model number
 
  |sort=microprocessor family, model number
 
  |order=asc,asc
 
  |order=asc,asc
−
  |userparam=12
+
  |userparam=15
 
  |mainlabel=-
 
  |mainlabel=-
 +
|limit=100
 
}}
 
}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]}}
 
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Kaby Lake X]]}}
Line 80: Line 81:
  
 
== See also ==
 
== See also ==
−
{{intel kaby lake core see also}}
+
* {{intel|Kaby Lake|l=arch}}
−
* {{intel|Skylake|l=arch}}
+
** {{intel|Kaby Lake Y|l=core}}
−
** {{intel|Skylake X|l=core}}
+
** {{intel|Kaby Lake U|l=core}}
 +
** {{intel|Kaby Lake H|l=core}}
 +
** {{intel|Kaby Lake S|l=core}}
 +
* {{intel|Goldmont|l=arch}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/cores/kaby_lake_x"
Facts about "Kaby Lake X - Cores - Intel"
RDF feed
designerIntel +
first announcedMay 30, 2017 +
first launchedJune 26, 2017 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:kaby lake x (back).png + and File:kaby lake x (front).png +
manufacturerIntel +
microarchitectureKaby Lake +
nameKaby Lake X +
packageFCLGA-2066 +
platformBasin Falls +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket R4 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +