From WikiChip
Editing intel/cores/kaby lake u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Kaby Lake U|core}} | {{intel title|Kaby Lake U|core}} | ||
{{core | {{core | ||
− | |name=Kaby Lake U | + | | name = Kaby Lake U |
− | |image=kaby lake u (front; iris).png | + | | image = kaby lake u (front; iris).png |
− | |image size=250px | + | | image size = 250px |
− | |caption=3-die config Iris Plus KBL-U (with OPC) | + | | caption = 3-die config Iris Plus KBL-U (with OPC) |
− | |image 2=kaby lake u (front; standard).png | + | | image 2 = kaby lake u (front; standard).png |
− | |image 2 size=250px | + | | image 2 size = 250px |
− | |caption 2=2-die config KBL-U | + | | caption 2 = 2-die config KBL-U |
− | |developer=Intel | + | | developer = Intel |
− | |manufacturer=Intel | + | | manufacturer = Intel |
− | |first announced=August 30, 2016 | + | | first announced = August 30, 2016 |
− | |first launched=August 30, 2016 | + | | first launched = August 30, 2016 |
− | |isa=x86-64 | + | | isa = x86-64 |
− | |microarch=Kaby Lake | + | | microarch = Kaby Lake |
− | |word=64 bit | + | | word = 64 bit |
− | |proc=14 nm | + | | proc = 14 nm |
− | |tech=CMOS | + | | tech = CMOS |
− | |clock min=1,800 MHz | + | | clock min = 1,800 MHz |
− | |clock max=3,500 MHz | + | | clock max = 3,500 MHz |
− | |package | + | | package = FCBGA-1356 |
− | |predecessor=Skylake U | + | | socket = BGA-1356 |
− | |predecessor link=intel/cores/skylake u | + | |
− | |successor= | + | | succession = Yes |
− | + | | predecessor = Skylake U | |
− | + | | predecessor link = intel/cores/skylake u | |
− | |successor | + | | successor = Cannonlake U |
+ | | successor link = intel/cores/cannonlake u | ||
}} | }} | ||
− | '''Kaby Lake U''' ('''KBL-U''') is the name of the core for [[Intel]]'s line of low-power mobile processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Skylake U|l=core}}. These chips are primarily targeted towards light notebooks and laptops, portable | + | '''Kaby Lake U''' ('''KBL-U''') is the name of the core for [[Intel]]'s line of low-power mobile processors based on the {{intel|Kaby Lake|l=arch}} microarchitecture serving as a successor to {{intel|Skylake U|l=core}} core. These chips are primarily targeted towards light notebooks and laptops, portable All-in-Ones (AiOs), Minis, and conference rooms. Kaby Lake U processors are fabricated on Intel's enhanced [[14 nm lithography process|14nm+ process]] and provide {{intel|kaby_lake#Key_changes_from_Skylake|slight enhancements over|l=arch}} comparable Skylake models. |
== Overview == | == Overview == | ||
− | Kaby Lake U based processors are a single-chip solution - the chipset is packaged in the same physical casing as the CPU in a [[multi-chip package]] (MCP). Note that some models (the Iris [[IGP]]s) are actually a 3 dice chip configuration since they incorporate an on-package cache (OPC) in addition to the hub and CPU. Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. All Kaby Lake U processors use {{intel|BGA-1356|Socket BGA-1356}} and all Iris models include 64 MiB of | + | Kaby Lake U based processors are a single-chip solution - the chipset is packaged in the same physical casing as the CPU in a [[multi-chip package]] (MCP). Note that some models (the Iris [[IGP]]s) are actually a 3 dice chip configuration since they incorporate an on-package cache (OPC) in addition to the hub and CPU. Communication between the separate dies are done via a lightweight On-Package Interconnect (OPI) interface, allowing for 4 GT/s transfer rate. All Kaby Lake U processors use {{intel|BGA-1356|Socket BGA-1356}} and all Iris models include 64 MiB of 4th level cache (See {{intel|Crystal Well}}). |
{| class="wikitable" | {| class="wikitable" | ||
Line 44: | Line 45: | ||
|} | |} | ||
=== Common Features === | === Common Features === | ||
− | |||
All Kaby Lake U processors have the following: | All Kaby Lake U processors have the following: | ||
* Dual-channel Memory | * Dual-channel Memory | ||
− | ** Up to LPDDR3-1866, DDR3L-1600, | + | ** Up to LPDDR3-1866, DDR3L-1600, DDR4-2133 |
** Up to 16-64 GiB | ** Up to 16-64 GiB | ||
* 12x PCIe | * 12x PCIe | ||
* [[dual-core]] with 4 threads ({{intel|Celeron}} models only have 2 threads as they have {{intel|Hyper-Threading}} disabled) | * [[dual-core]] with 4 threads ({{intel|Celeron}} models only have 2 threads as they have {{intel|Hyper-Threading}} disabled) | ||
− | * Everything up to | + | * Everything up to AVX (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX) (not all U models support {{x86|AVX2}}) |
− | |||
* Support [[AHCI]], [[High Definition Audio]], 4-6x [[USB 3.0]] ports, 8-10x [[USB 2.0]] ports, 2-4x [[SATA III]], 6x [[I2C]], 3x [[UART]], 1x [[SDXC]] | * Support [[AHCI]], [[High Definition Audio]], 4-6x [[USB 3.0]] ports, 8-10x [[USB 2.0]] ports, 2-4x [[SATA III]], 6x [[I2C]], 3x [[UART]], 1x [[SDXC]] | ||
* Graphics | * Graphics | ||
− | ** {{intel|HD Graphics 610}} (Gen 9.5 LP GT1), {{intel|HD Graphics 620}} ( | + | ** {{intel|HD Graphics 610}} (Gen 9.5 LP GT1), {{intel|HD Graphics 620}} (Gen 9.5 LP GT2), or {{intel|Iris Plus Graphics 640}}/{{intel|Iris Plus Graphics 650|650}} (Gen 9.5 LP GT3e) |
** 3 independent displays supported | ** 3 independent displays supported | ||
** Base frequency of 350 MHz | ** Base frequency of 350 MHz | ||
Line 62: | Line 61: | ||
{{clear}} | {{clear}} | ||
− | |||
== Kaby Lake U Processors == | == Kaby Lake U Processors == | ||
<!-- NOTE: | <!-- NOTE: | ||
Line 93: | Line 91: | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
− | |?has intel turbo boost technology | + | |?has intel turbo boost technology 2.0 |
|?has simultaneous multithreading | |?has simultaneous multithreading | ||
|?has advanced vector extensions 2 | |?has advanced vector extensions 2 | ||
Line 113: | Line 111: | ||
== See also == | == See also == | ||
− | {{intel | + | * {{intel|Kaby Lake|l=arch}} |
− | * {{intel| | + | ** {{intel|Kaby Lake Y|l=core}} |
− | ** {{intel|Skylake U|l=core}} | + | ** {{intel|Kaby Lake H|l=core}} |
+ | ** {{intel|Kaby Lake S|l=core}} | ||
+ | * {{intel|Skylake U|l=core}} | ||
+ | * {{intel|Goldmont|l=arch}} |
Facts about "Kaby Lake U - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Kaby Lake U - Cores - Intel#package + |
designer | Intel + |
first announced | August 30, 2016 + |
first launched | August 30, 2016 + |
instance of | core + |
isa | x86-64 + |
main image | + and + |
main image caption | 3-die config Iris Plus KBL-U (with OPC) + and 2-die config KBL-U + |
manufacturer | Intel + |
microarchitecture | Kaby Lake + |
name | Kaby Lake U + |
package | FCBGA-1356 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |