From WikiChip
Editing intel/core m
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 13: | Line 13: | ||
| microarch = Broadwell | | microarch = Broadwell | ||
| microarch 2 = Skylake | | microarch 2 = Skylake | ||
− | |||
| word = 64 bit | | word = 64 bit | ||
| proc = 14 nm | | proc = 14 nm | ||
Line 31: | Line 30: | ||
== Overview == | == Overview == | ||
− | Core M is | + | Core M is family designed by [[Intel]] that directly targets fanless and ultra-thin mobile devices. Unlike the {{intel|Atom}} (also {{intel|Atom x5|x5}}, {{intel|Atom x7|x7}}, et al) which has its own specially designed microarchitecture (e.g. {{intel|Airmont}}), the Core M uses Intel's mainstream microarchitecture (e.g. {{intel|Broadwell}} & {{intel|Skylake}}) for performance while attempting to deliver sub-4.5W TDP while maintaining somewhat acceptable performance that's much better than Atom. |
Core M dies are packaged with the {{intel|Platform Controller Hub}} (PCH) die in the same packaging which is only about 1 mm thick and requires no fan. | Core M dies are packaged with the {{intel|Platform Controller Hub}} (PCH) die in the same packaging which is only about 1 mm thick and requires no fan. | ||
== Members == | == Members == | ||
− | === Broadwell === | + | === Broadwell Core=== |
{{main|intel/microarchitectures/broadwell|l1=Broadwell µarch}} | {{main|intel/microarchitectures/broadwell|l1=Broadwell µarch}} | ||
<!-- NOTE: | <!-- NOTE: | ||
Line 71: | Line 70: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | <tr><th colspan="15">Count: {{#ask:[[Category:microprocessor models by intel]][[instance of::microprocessor]][[microarchitecture::Broadwell]][[microprocessor family::Core M]]|format=count}}</th></tr> |
</table> | </table> | ||
− | === Skylake === | + | === Skylake Core=== |
{{main|intel/microarchitectures/broadwell|l1=Skylake µarch}} | {{main|intel/microarchitectures/broadwell|l1=Skylake µarch}} | ||
<!-- NOTE: | <!-- NOTE: | ||
Line 84: | Line 83: | ||
--> | --> | ||
<table class="wikitable sortable"> | <table class="wikitable sortable"> | ||
− | <tr><th colspan=" | + | <tr><th colspan="12" style="background:#D6D6FF;">Skylake-based Core M</th></tr> |
− | <tr><th colspan=" | + | <tr><th colspan="9">Main processor</th></tr> |
− | <tr><th>Model</th><th>Launched</th><th> | + | <tr><th>Model</th><th>Launched</th><th>Cores</th><th>Threads</th><th>Freq</th><th>Turbo Freq</th><th>TDP</th><th>Max Mem</th></tr> |
− | {{#ask: [[Category:microprocessor models by intel]][[instance of::microprocessor]][[microarchitecture::Skylake]][[microprocessor family:: | + | {{#ask: [[Category:microprocessor models by intel]][[instance of::microprocessor]][[microarchitecture::Skylake]][[microprocessor family::Core M]] |
|?full page name | |?full page name | ||
|?model number | |?model number | ||
Line 96: | Line 95: | ||
|?turbo frequency (1 core)#GHz | |?turbo frequency (1 core)#GHz | ||
|?tdp | |?tdp | ||
− | |||
− | |||
− | |||
− | |||
|?max memory#GB | |?max memory#GB | ||
− | |||
− | |||
− | |||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=9 |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | <tr><th colspan="12">Count: {{#ask:[[Category:microprocessor models by intel]][[instance of::microprocessor]][[microarchitecture::Broadwell]][[microprocessor family::Core M]]|format=count}}</th></tr> |
</table> | </table> | ||
Facts about "Core M - Intel"
designer | Intel + |
first announced | August 2014 + |
first launched | September 2014 + |
full page name | intel/core m + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Broadwell +, Skylake + and Kaby Lake + |
name | Intel Core M + |
package | FCBGA-1234 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | BGA-1234 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |