From WikiChip
Editing intel/core i9/i9-7960x

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
 
{{intel title|Core i9-7960X}}
 
{{intel title|Core i9-7960X}}
−
{{chip
+
{{mpu
−
|name=Core i9-7960X
+
| future              = Yes
−
|image=skylake x (front).png
+
| name               = Core i9-7960X
−
|designer=Intel
+
| no image            =
−
|manufacturer=Intel
+
| image               = skylake x (front).png
−
|model number=i9-7960X
+
| image size          = 250px
−
|part number=CD8067303734802
+
| caption            =
−
|s-spec=SR3RR
+
| designer           = Intel
−
|market=Desktop
+
| manufacturer       = Intel
−
|first announced=May 30, 2017
+
| model number       = i9-7960X
−
|first launched=September 25, 2017
+
| part number         =  
−
|release price=$1,699
+
| part number 1       =  
−
|family=Core i9
+
| part number 2       =  
−
|series=i9-7900
+
| part number 3       =  
−
|locked=No
+
| s-spec              =  
−
|frequency=2,800 MHz
+
| s-spec 2            =  
−
|turbo frequency1=4,200 MHz
+
| s-spec qs          =  
−
|turbo frequency2=4,200 MHz
+
| market              = Desktop
−
|bus type=DMI 3.0
+
| first announced    = May 30, 2017
−
|bus links=4
+
| first launched      =  
−
|bus rate=8 GT/s
+
| last order          =  
−
|isa=x86-64
+
| last shipment      =  
−
|isa family=x86
+
| release price      = $1,699
−
|microarch=Skylake (server)
 
−
|platform=Skylake
 
−
|chipset=Lewisburg
 
−
|core name=Skylake X
 
−
|core family=6
 
−
|core model=85
 
−
|core stepping=M0
 
−
|process=14 nm
 
−
|technology=CMOS
 
−
|word size=64 bit
 
−
|core count=16
 
−
|thread count=32
 
−
|max cpus=1
 
−
|max memory=128 GiB
 
−
|tdp=165 W
 
−
|tjunc min=0 °C
 
−
|tjunc max=98 °C
 
−
|tstorage min=-25 °C
 
−
|tstorage max=125 °C
 
−
|package name 1=intel,fclga_2066
 
−
}}
 
−
'''Core i9-7960X''' is a {{arch|64}} [[hexadeca-core]] high-performance [[x86]] desktop microprocessor introduced by [[Intel]] in mid-[[2017]].  This chip, which is based on the {{intel|Skylake|l=arch}} microarchitecture, is fabricated on Intel's enhanced [[14 nm process|14nm+ process]]. The i9-7960X operates at 2.8 GHz with a TDP of 165 W and a {{intel|Turbo Boost}} frequency of 4.2 GHz. The processor supports up to 128 GiB of quad-channel DDR4-2666 memory.
 
  
−
In addition to its {{intel|Turbo Boost}} frequency, the i9-7960X has a {{intel|Turbo Max}} frequency of {{set tbmt|4.4 GHz}}.
 
  
−
== Cache ==
+
| family              = Core i9
−
{{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}}
+
| series              = i9-7900
−
{{cache size
+
| locked              = No
−
|l1 cache=1 MiB
+
| frequency          =  
−
|l1i cache=512 KiB
+
| turbo frequency    =  
−
|l1i break=16x32 KiB
+
| turbo frequency1    =  
−
|l1i desc=8-way set associative
+
| turbo frequency2    =  
−
|l1d cache=512 KiB
+
| turbo frequency3    =  
−
|l1d break=16x32 KiB
+
| turbo frequency4    =  
−
|l1d desc=8-way set associative
+
| bus type            = DMI 3.0
−
|l1d policy=write-back
+
| bus speed          =  
−
|l2 cache=16 MiB
+
| bus rate            = 8 GT/s
−
|l2 break=16x1 MiB
+
| bus links          = 4
−
|l2 desc=16-way set associative
+
| clock multiplier    =  
−
|l2 policy=write-back
+
| cpuid              =  
−
|l3 cache=22 MiB
 
−
|l3 break=16x1.375 MiB
 
−
|l3 desc=16-way set associative
 
−
|l3 policy=write-back
 
−
}}
 
  
−
== Memory controller ==
+
| isa family          = x86
−
{{memory controller
+
| isa                = x86-64
−
|type=DDR4-2666
+
| microarch          = Skylake
−
|ecc=No
+
| platform            = Skylake
−
|channels=4
+
| chipset            = Lewisburg
−
|max bandwidth=79.47 GiB/s
+
| core name          = Skylake X
−
|bandwidth schan=19.89 GiB/s
+
| core family        =
−
|bandwidth dchan=39.72 GiB/s
+
| core model          =  
−
|bandwidth qchan=79.47 GiB/s
+
| core stepping      =  
−
}}
+
| process            = 14 nm
 +
| transistors        =  
 +
| technology          = CMOS
 +
| die area            =
 +
| die width          =  
 +
| die length          =  
 +
| word size          = 64 bit
 +
| core count          = 16
 +
| thread count        = 32
 +
| max cpus            = 1
 +
| max memory          = 128 GiB
  
−
== Expansions ==
+
| electrical          = Yes
−
{{expansions main
+
| v core min          =  
−
|
+
| v core max          =  
−
{{expansions entry
+
| v io                =  
−
|type=PCIe
+
| v io tolerance      =
−
|pcie revision=3.0
+
| v io 2              =
−
|pcie lanes=44
+
| sdp                =
−
|pcie config=x16
+
| tdp                = 160 W
−
|pcie config 2=x8
+
| ctdp down          =  
−
|pcie config 3=x4
+
| ctdp down frequency =  
−
}}
+
| ctdp up            =  
−
}}
+
| ctdp up frequency  =  
 +
| tjunc min          =
 +
| tjunc max          =
 +
| tcase min          =
 +
| tcase max          =
 +
| tstorage min        = -25 °C
 +
| tstorage max        = 125 °C
 +
| tambient min        =
 +
| tambient max        =
  
−
== Graphics ==
+
| package module 1    = {{packages/intel/lga-2066}}
−
This processor has no integrated graphics.
 
−
 
 
−
== Features ==
 
−
{{x86 features
 
−
|real=Yes
 
−
|protected=Yes
 
−
|smm=Yes
 
−
|fpu=Yes
 
−
|x8616=Yes
 
−
|x8632=Yes
 
−
|x8664=Yes
 
−
|nx=Yes
 
−
|mmx=Yes
 
−
|emmx=Yes
 
−
|sse=Yes
 
−
|sse2=Yes
 
−
|sse3=Yes
 
−
|ssse3=Yes
 
−
|sse41=Yes
 
−
|sse42=Yes
 
−
|sse4a=No
 
−
|avx=Yes
 
−
|avx2=Yes
 
−
|avx512f=Yes
 
−
|avx512cd=Yes
 
−
|avx512er=No
 
−
|avx512pf=No
 
−
|avx512bw=Yes
 
−
|avx512dq=Yes
 
−
|avx512vl=Yes
 
−
|avx512ifma=No
 
−
|avx512vbmi=No
 
−
|avx5124fmaps=No
 
−
|avx5124vnniw=No
 
−
|avx512vpopcntdq=No
 
−
|avx512units=2
 
−
|abm=Yes
 
−
|tbm=No
 
−
|bmi1=Yes
 
−
|bmi2=Yes
 
−
|fma3=Yes
 
−
|fma4=No
 
−
|aes=Yes
 
−
|rdrand=Yes
 
−
|sha=No
 
−
|xop=No
 
−
|adx=Yes
 
−
|clmul=Yes
 
−
|f16c=Yes
 
−
|tbt1=No
 
−
|tbt2=Yes
 
−
|tbmt3=Yes
 
−
|bpt=No
 
−
|eist=Yes
 
−
|sst=No
 
−
|flex=No
 
−
|fastmem=No
 
−
|ivmd=No
 
−
|intelnodecontroller=No
 
−
|intelnode=No
 
−
|kpt=No
 
−
|ptt=No
 
−
|intelrunsure=No
 
−
|mbe=No
 
−
|isrt=No
 
−
|sba=No
 
−
|mwt=No
 
−
|sipp=No
 
−
|att=No
 
−
|ipt=No
 
−
|tsx=Yes
 
−
|txt=No
 
−
|ht=Yes
 
−
|vpro=No
 
−
|vtx=Yes
 
−
|vtd=Yes
 
−
|ept=Yes
 
−
|mpx=No
 
−
|sgx=No
 
−
|securekey=No
 
−
|osguard=No
 
−
|intqat=No
 
−
|3dnow=No
 
−
|e3dnow=No
 
−
|smartmp=No
 
−
|powernow=No
 
−
|amdvi=No
 
−
|amdv=No
 
−
|amdsme=No
 
−
|amdtsme=No
 
−
|amdsev=No
 
−
|rvi=No
 
−
|smt=No
 
−
|sensemi=No
 
−
|xfr=No
 
−
|xfr2=No
 
−
|mxfr=No
 
−
|amdpb=No
 
−
|amdpb2=No
 
−
|amdpbod=No
 
−
}}
 
−
 
 
−
== Frequencies ==
 
−
{{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}}
 
−
{{frequency table
 
−
|freq_base=2,800 MHz
 
−
|freq_1=4,200 MHz
 
−
|freq_2=4,200 MHz
 
−
|freq_3=4,000 MHz
 
−
|freq_4=4,000 MHz
 
−
|freq_5=3,900 MHz
 
−
|freq_6=3,900 MHz
 
−
|freq_7=3,900 MHz
 
−
|freq_8=3,900 MHz
 
−
|freq_9=3,900 MHz
 
−
|freq_10=3,900 MHz
 
−
|freq_11=3,900 MHz
 
−
|freq_12=3,900 MHz
 
−
|freq_13=3,600 MHz
 
−
|freq_14=3,600 MHz
 
−
|freq_15=3,600 MHz
 
−
|freq_16=3,600 MHz
 
 
}}
 
}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

Templates used on this page:

Retrieved from "https://en.wikichip.org/wiki/intel/core_i9/i9-7960x"
Facts about "Core i9-7960X - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Core i9-7960X - Intel#pcie +
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
core count16 +
core family6 +
core model85 +
core nameSkylake X +
core steppingM0 +
designerIntel +
familyCore i9 +
first announcedMay 30, 2017 +
first launchedSeptember 25, 2017 +
full page nameintel/core i9/i9-7960x +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has advanced vector extensions 512true +
has ecc memory supportfalse +
has extended page tables supporttrue +
has featureAdvanced Encryption Standard Instruction Set Extension +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Enhanced SpeedStep Technology +, Extended Page Tables +, Hyper-Threading Technology +, Intel VT-d +, Intel VT-x +, Transactional Synchronization Extensions +, Turbo Boost Max Technology 3.0 + and Turbo Boost Technology 2.0 +
has intel enhanced speedstep technologytrue +
has intel turbo boost max technology 3 0true +
has intel turbo boost technology 2 0true +
has intel vt-d technologytrue +
has intel vt-x technologytrue +
has locked clock multiplierfalse +
has second level address translation supporttrue +
has simultaneous multithreadingtrue +
has transactional synchronization extensionstrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
intel turbo boost max technology 3 0 frequency4,400 MHz (4.4 GHz, 4,400,000 kHz) +
isax86-64 +
isa familyx86 +
l1$ size1,024 KiB (1,048,576 B, 1 MiB) +
l1d$ description8-way set associative +
l1d$ size512 KiB (524,288 B, 0.5 MiB) +
l1i$ description8-way set associative +
l1i$ size512 KiB (524,288 B, 0.5 MiB) +
l2$ description16-way set associative +
l2$ size16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
l3$ description16-way set associative +
l3$ size22 MiB (22,528 KiB, 23,068,672 B, 0.0215 GiB) +
ldateSeptember 25, 2017 +
main imageFile:skylake x (front).png +
manufacturerIntel +
market segmentDesktop +
max cpu count1 +
max junction temperature371.15 K (98 °C, 208.4 °F, 668.07 °R) +
max memory131,072 MiB (134,217,728 KiB, 137,438,953,472 B, 128 GiB, 0.125 TiB) +
max memory bandwidth79.47 GiB/s (81,377.28 MiB/s, 85.33 GB/s, 85,330.263 MB/s, 0.0776 TiB/s, 0.0853 TB/s) +
max memory channels4 +
max storage temperature398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitectureSkylake (server) +
min junction temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature248.15 K (-25 °C, -13 °F, 446.67 °R) +
model numberi9-7960X +
nameCore i9-7960X +
number of avx-512 execution units2 +
packageFCLGA-2066 +
part numberCD8067303734802 +
platformSkylake +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,699.00 (€ 1,529.10, £ 1,376.19, ¥ 175,557.67) +
s-specSR3RR +
seriesi9-7900 +
smp max ways1 +
socketSocket R4 +
supported memory typeDDR4-2666 +
tdp165 W (165,000 mW, 0.221 hp, 0.165 kW) +
technologyCMOS +
thread count32 +
turbo frequency (1 core)4,200 MHz (4.2 GHz, 4,200,000 kHz) +
turbo frequency (2 cores)4,200 MHz (4.2 GHz, 4,200,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +