From WikiChip
Editing intel/core i3/i3-8121u
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Core i3-8121U}} | {{intel title|Core i3-8121U}} | ||
{{chip | {{chip | ||
+ | |future=Yes | ||
|name=Core i3-8121U | |name=Core i3-8121U | ||
|no image=Yes | |no image=Yes | ||
Line 6: | Line 7: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=i3-8121U | |model number=i3-8121U | ||
− | |||
|market=Mobile | |market=Mobile | ||
− | |||
− | |||
|family=Core i3 | |family=Core i3 | ||
|series=i3-8000 | |series=i3-8000 | ||
Line 18: | Line 16: | ||
|bus rate=4 GT/s | |bus rate=4 GT/s | ||
|clock multiplier=22 | |clock multiplier=22 | ||
− | |||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
|microarch=Cannon Lake | |microarch=Cannon Lake | ||
|core name=Cannon Lake U | |core name=Cannon Lake U | ||
− | |||
− | |||
|process=10 nm | |process=10 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 31: | Line 26: | ||
|thread count=4 | |thread count=4 | ||
|max cpus=1 | |max cpus=1 | ||
− | |||
|tdp=15 W | |tdp=15 W | ||
− | |||
− | |||
|tstorage min=-25 °C | |tstorage min=-25 °C | ||
|tstorage max=125 °C | |tstorage max=125 °C | ||
+ | |package module 1={{packages/intel/fcbga-1356}} | ||
}} | }} | ||
− | '''Core i3-8121U''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in early 2018. This chip | + | '''Core i3-8121U''' is a {{arch|64}} [[dual-core]] low-end performance [[x86]] mobile microprocessor introduced by [[Intel]] in early 2018. This chip, which is based on the {{intel|Cannon Lake|l=arch}} microarchitecture, is fabricated on Intel's [[10 nm process]]. The i3-8121U has a base frequency of 2.2 GHz with a TDP of 15 Watts and a {{intel|turbo boost}} of 3.2 GHz. This chip supports up to 32 GiB of dual-channel DDR4/LPDDR4X-2400 memory and has no integrated graphics processor. |
Line 116: | Line 109: | ||
|avx=Yes | |avx=Yes | ||
|avx2=Yes | |avx2=Yes | ||
− | + | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|abm=Yes | |abm=Yes | ||
|tbm=No | |tbm=No | ||
Line 136: | Line 118: | ||
|aes=Yes | |aes=Yes | ||
|rdrand=Yes | |rdrand=Yes | ||
− | |sha= | + | |sha=No |
|xop=No | |xop=No | ||
|adx=Yes | |adx=Yes | ||
Line 142: | Line 124: | ||
|f16c=Yes | |f16c=Yes | ||
|tbt1=No | |tbt1=No | ||
− | |tbt2= | + | |tbt2=No |
|tbmt3=No | |tbmt3=No | ||
|bpt=No | |bpt=No | ||
Line 149: | Line 131: | ||
|flex=Yes | |flex=Yes | ||
|fastmem=No | |fastmem=No | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|isrt=Yes | |isrt=Yes | ||
|sba=No | |sba=No | ||
Line 173: | Line 148: | ||
|securekey=Yes | |securekey=Yes | ||
|osguard=Yes | |osguard=Yes | ||
− | |||
|3dnow=No | |3dnow=No | ||
|e3dnow=No | |e3dnow=No | ||
Line 180: | Line 154: | ||
|amdvi=No | |amdvi=No | ||
|amdv=No | |amdv=No | ||
− | |||
− | |||
− | |||
|rvi=No | |rvi=No | ||
|smt=No | |smt=No | ||
|sensemi=No | |sensemi=No | ||
|xfr=No | |xfr=No | ||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} |
Facts about "Core i3-8121U - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i3-8121U - Intel#pcie + |
base frequency | 2,200 MHz (2.2 GHz, 2,200,000 kHz) + |
bus rate | 4,000 MT/s (4 GT/s, 4,000,000 kT/s) + |
bus type | OPI + |
clock multiplier | 22 + |
core count | 2 + |
core family | 6 + |
core model | 102 + |
core name | Cannon Lake U + |
cpuid | 60663 + |
designer | Intel + |
family | Core i3 + |
first announced | May 15, 2018 + |
first launched | May 15, 2018 + |
full page name | intel/core i3/i3-8121u + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Intel VT-x +, Intel VT-d +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology +, Identity Protection Technology +, Extended Page Tables +, Software Guard Extensions +, Memory Protection Extensions +, Turbo Boost Technology 2.0 + and Advanced Vector Extensions 512 + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel identity protection technology support | true + |
has intel my wifi technology support | true + |
has intel secure key technology | true + |
has intel smart response technology support | true + |
has intel speed shift technology | true + |
has intel supervisor mode execution protection | true + |
has intel turbo boost technology 2 0 | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | May 15, 2018 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max junction temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + |
microarchitecture | Cannon Lake + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + |
model number | i3-8121U + |
name | Core i3-8121U + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |
s-spec | SRCVC + |
series | i3-8000 + |
smp max ways | 1 + |
supported memory type | DDR4-2400 +, LPDDR4-2400 + and LPDDR4X-2400 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |
x86/has memory protection extensions | true + |
x86/has software guard extensions | true + |