From WikiChip
Editing intel/atom x5/x5-z8500
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{intel title|Atom x5-Z8500}} | {{intel title|Atom x5-Z8500}} | ||
− | {{ | + | {{mpu |
| name = Intel Atom x5-Z8500 | | name = Intel Atom x5-Z8500 | ||
| no image = Yes | | no image = Yes | ||
Line 6: | Line 6: | ||
| image size = | | image size = | ||
| caption = | | caption = | ||
− | |||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = x5-Z8500 | | model number = x5-Z8500 | ||
Line 43: | Line 42: | ||
| thread count = 4 | | thread count = 4 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 8 | + | | max memory = 8 GB |
| max memory addr = | | max memory addr = | ||
− | + | | electrical = Yes | |
| power = | | power = | ||
| sdp = 2 W | | sdp = 2 W | ||
Line 64: | Line 63: | ||
| socket type = BGA | | socket type = BGA | ||
}} | }} | ||
− | The '''Atom x5-Z8500''' is a {{arch|64}} quad-core [[system on a chip]] introduce by [[Intel]] in early 2015. This ultra-low power SoC has a scenario design power of 2 W and operates at a base frequency of 1.44 GHz with a burst up to 2.24 GHz and supports up to 8 | + | The '''Atom x5-Z8500''' is a {{arch|64}} quad-core [[system on a chip]] introduce by [[Intel]] in early 2015. This ultra-low power SoC has a scenario design power of 2 W and operates at a base frequency of 1.44 GHz with a burst up to 2.24 GHz and supports up to 8 GB of memory. This chip incorporates the {{intel|HD Graphics (Cherry Trail)}} GPU. |
== Cache == | == Cache == | ||
− | |||
{{cache info | {{cache info | ||
− | |l1i cache=128 | + | |l1i cache=128 KB |
− | |l1i break=4x32 | + | |l1i break=4x32 KB |
|l1i desc=8-way set associative | |l1i desc=8-way set associative | ||
|l1i extra=(per core) | |l1i extra=(per core) | ||
− | |l1d cache=96 | + | |l1d cache=96 KB |
− | |l1d break=4x24 | + | |l1d break=4x24 KB |
|l1d desc=6-way set associative | |l1d desc=6-way set associative | ||
|l1d extra=(per core) | |l1d extra=(per core) | ||
− | |l2 cache= | + | |l2 cache=1 MB |
− | |l2 break=2x1 | + | |l2 break=2x1 MB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
− | |l2 extra=(per 2 cores) | + | |l2 extra=(per core 2 cores) |
− | |l3 cache=0 | + | |l3 cache=0 KB |
|l3 desc=No L3$ | |l3 desc=No L3$ | ||
}} | }} | ||
Line 87: | Line 85: | ||
== Memory controller == | == Memory controller == | ||
{{integrated memory controller | {{integrated memory controller | ||
− | | type = DDR3L-RS | + | | type = DDR3L-RS |
− | | type 2 = LPDDR3 | + | | type 2 = LPDDR3 |
| controllers = 1 | | controllers = 1 | ||
| channels = 2 | | channels = 2 | ||
Line 102: | Line 100: | ||
| execution units = 12 | | execution units = 12 | ||
| displays = 3 | | displays = 3 | ||
− | | frequency = | + | | frequency = 320 MHz |
− | | max frequency = | + | | max frequency = |
− | | max memory = 8 | + | | max memory = 8 GB |
| output edp = Yes | | output edp = Yes | ||
| output dp = | | output dp = | ||
Line 140: | Line 138: | ||
== Expansions == | == Expansions == | ||
− | {{expansions | + | {{mpu expansions |
| pcie revision = 2.0 | | pcie revision = 2.0 | ||
| pcie lanes = 2 | | pcie lanes = 2 | ||
Line 148: | Line 146: | ||
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| em64t = Yes | | em64t = Yes | ||
| nx = Yes | | nx = Yes |
Facts about "Atom x5-Z8500 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Atom x5-Z8500 - Intel#io + |
base frequency | 1,440 MHz (1.44 GHz, 1,440,000 kHz) + |
core count | 4 + |
core name | Cherry Trail + |
core stepping | C0 + |
designer | Intel + |
family | Atom x5 + |
first announced | March 2, 2015 + |
first launched | March 2, 2015 + |
full page name | intel/atom x5/x5-z8500 + |
has feature | integrated gpu +, SD Card support +, SDIO support +, eMMC support +, Low Power Engine +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology + and Enhanced SpeedStep Technology + |
has intel burst performance technology | true + |
has intel enhanced speedstep technology | true + |
has locked clock multiplier | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | HD Graphics (Cherry Trail) + |
integrated gpu base frequency | 200 MHz (0.2 GHz, 200,000 KHz) + |
integrated gpu max frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 96 KiB (98,304 B, 0.0938 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ description | No L3$ + |
l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
ldate | March 2, 2015 + |
manufacturer | Intel + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) + |
max operating temperature | 90 °C + |
max pcie lanes | 2 + |
microarchitecture | Airmont + |
min operating temperature | 0 °C + |
model number | x5-Z8500 + |
name | Intel Atom x5-Z8500 + |
part number | FJ8066401715814 + and FJ8066401715842 + |
platform | Cherry Trail + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
s-spec | SR27N + and SR2GN + |
sdp | 2 W (2,000 mW, 0.00268 hp, 0.002 kW) + |
series | Z8000 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 4 + |
turbo frequency (1 core) | 2,240 MHz (2.24 GHz, 2,240,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |