From WikiChip
Editing exponential technology/x704/533
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 77: | Line 77: | ||
== Cache == | == Cache == | ||
{{main|exponential_technology/microarchitectures/x704#Memory_Hierarchy|l1=X704 § Cache}} | {{main|exponential_technology/microarchitectures/x704#Memory_Hierarchy|l1=X704 § Cache}} | ||
− | Level 3 can be provided externally with cache size of 512 | + | Level 3 can be provided externally with cache size of 512 KB to 2 MB. |
{{cache info | {{cache info | ||
− | |l1i cache=2 | + | |l1i cache=2 KB |
− | |l1i break=1x2 | + | |l1i break=1x2 KB |
|l1i desc=direct mapped | |l1i desc=direct mapped | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=2 | + | |l1d cache=2 KB |
− | |l1d break=1x2 | + | |l1d break=1x2 KB |
|l1d desc=direct mapped | |l1d desc=direct mapped | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=32 | + | |l2 cache=32 KB |
− | |l2 break=1x32 | + | |l2 break=1x32 KB |
|l2 desc=8-way set associative | |l2 desc=8-way set associative | ||
|l2 extra= | |l2 extra= |
Facts about "X704-533 - Exponential Technology"
base frequency | 533 MHz (0.533 GHz, 533,000 kHz) + |
bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
bus type | 60x bus + |
clock multiplier | 5.3 + |
core count | 1 + |
core voltage | 3.6 V (36 dV, 360 cV, 3,600 mV) + |
designer | Exponential Technology + |
die area | 150 mm² (0.233 in², 1.5 cm², 150,000,000 µm²) + |
family | X704 + |
first announced | January 7, 1997 + |
full page name | exponential technology/x704/533 + |
instance of | microprocessor + |
l1d$ description | direct mapped + |
l1d$ size | 2 KiB (2,048 B, 0.00195 MiB) + |
l1i$ description | direct mapped + |
l1i$ size | 2 KiB (2,048 B, 0.00195 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.0313 MiB (32 KiB, 32,768 B, 3.051758e-5 GiB) + |
ldate | January 7, 1997 + |
manufacturer | Hitachi + |
market segment | Desktop + |
max cpu count | 1 + |
microarchitecture | X704 + |
model number | X704-533 + |
name | X704-533 + |
platform | CHRP + |
power dissipation | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
process | 500 nm (0.5 μm, 5.0e-4 mm) + |
smp max ways | 1 + |
technology | BiCMOS + |
thread count | 1 + |
transistor count | 2,700,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |