From WikiChip
Editing dec/microarchitectures/alpha 21264
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 6: | Line 6: | ||
|manufacturer=DEC | |manufacturer=DEC | ||
|manufacturer 2=Intel | |manufacturer 2=Intel | ||
− | |||
|introduction=February, 1998 | |introduction=February, 1998 | ||
|process=0.35 µm | |process=0.35 µm | ||
Line 26: | Line 25: | ||
|predecessor link=dec/microarchitectures/alpha_21164 | |predecessor link=dec/microarchitectures/alpha_21164 | ||
|successor=Alpha 21364 | |successor=Alpha 21364 | ||
− | |successor link= | + | |successor link=hp/microarchitectures/alpha_21364 |
}} | }} | ||
'''Alpha 21264''' was an [[Alpha]] microarchitecture designed by [[DEC]] and introduced in 1998 by [[Compaq]] as a successor to the {{\\|Alpha 21164}} architecture. | '''Alpha 21264''' was an [[Alpha]] microarchitecture designed by [[DEC]] and introduced in 1998 by [[Compaq]] as a successor to the {{\\|Alpha 21164}} architecture. | ||
Line 35: | Line 34: | ||
== Process Technology == | == Process Technology == | ||
{{see also|0.35 µm process}} | {{see also|0.35 µm process}} | ||
− | Alpha 21264 was manufactured on a [[0.35 µm process]] at DEC's own Hudson foundry. The process had a 0.35 µm drawn gate length and 0.25 µm effective channel length. The CMOS process had 3 metal layers | + | Alpha 21264 was manufactured on a [[0.35 µm process]] at DEC's own Hudson foundry. The process had a 0.35 µm drawn gate length and 0.25 µm effective channel length. The CMOS process had 3 metal layers and allowed for a supply voltage limited to 2 V in order to limit the chips to a power limit of 72 W, although it was actually designed to reliably operate at up to 2.5 V. |
== Architecture == | == Architecture == | ||
Line 52: | Line 51: | ||
: [[File:alpha 21264 die shot.png|650px]] | : [[File:alpha 21264 die shot.png|650px]] | ||
− | |||
− | |||
− | |||
== All Alpha 21264 chips == | == All Alpha 21264 chips == |
Facts about "Alpha 21264 - Microarchitectures - DEC"
codename | Alpha 21264 + |
core count | 1 + |
designer | DEC + |
first launched | February 1998 + |
full page name | dec/microarchitectures/alpha 21264 + |
instance of | microarchitecture + |
instruction set architecture | Alpha + |
manufacturer | DEC +, Intel + and Samsung + |
microarchitecture type | CPU + |
name | Alpha 21264 + |
pipeline stages | 6 + |
process | 350 nm (0.35 μm, 3.5e-4 mm) + |