From WikiChip
Editing arm holdings/microarchitectures/cortex-a17

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 6: Line 6:
 
|manufacturer=TSMC
 
|manufacturer=TSMC
 
|introduction=February 11, 2014
 
|introduction=February 11, 2014
|isa=ARMv7
 
 
|predecessor=Cortex-A12
 
|predecessor=Cortex-A12
 
|predecessor link=arm_holdings/microarchitectures/cortex-a12
 
|predecessor link=arm_holdings/microarchitectures/cortex-a12
Line 19: Line 18:
 
=== Memory Hierarchy ===
 
=== Memory Hierarchy ===
 
{{empty section}}
 
{{empty section}}
 
== Licensees ==
 
Arm named the following companies as licensees.
 
 
{{collist
 
|count = 3
 
|
 
* [[VIA]]
 
* [[MediaTek]]
 
* [[Realtek]]
 
* [[Rockchip]]
 
}}
 
  
 
== Die ==
 
== Die ==
Line 36: Line 23:
 
* TSMC [[28 nm process]]
 
* TSMC [[28 nm process]]
 
* 89 mm² die size
 
* 89 mm² die size
* Quad-core {{\\|Cortex-A7}}
+
* Quad-core {{armh|Cortex-A7|l=arch}}
 
** ~0.48 mm² per core
 
** ~0.48 mm² per core
* Quad-core Cortex-A17 + 2 MiB L2
+
* Quad-core {{armh|Cortex-A17|l=arch}} + 2 MiB L2
 
** ~1.93 mm² per core
 
** ~1.93 mm² per core
 
** ~3.93 mm² for 2 MiB L2
 
** ~3.93 mm² for 2 MiB L2
Line 44: Line 31:
 
(small quad-core is unlabeled below the big core cluster)
 
(small quad-core is unlabeled below the big core cluster)
 
:[[File:mt6595 die shot.png|600px]]
 
:[[File:mt6595 die shot.png|600px]]
 
== Bibliography ==
 
* Mair, Hugh, et al. "23.3 A highly integrated smartphone SoC featuring a 2.5 GHz octa-core CPU with advanced high-performance and low-power techniques." Solid-State Circuits Conference-(ISSCC), 2015 IEEE International. IEEE, 2015.
 

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)

This page is a member of 1 hidden category:

codenameCortex-A17 +
designerARM Holdings +
first launchedFebruary 11, 2014 +
full page namearm holdings/microarchitectures/cortex-a17 +
instance ofmicroarchitecture +
instruction set architectureARMv7 +
manufacturerTSMC +
microarchitecture typeCPU +
nameCortex-A17 +