From WikiChip
Editing amd/ryzen threadripper
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 65: | Line 65: | ||
All models have | All models have | ||
− | * '''Memory controller:''' Quad-channel, up to 512 GiB per | + | * '''Memory controller:''' Quad-channel, up to 512 GiB per channels (2 TiB in total) |
* '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | * '''I/O:''' 60 PCIe 3.0 lanes (x48 lanes for multiple GPUs, x12 for I/O) | ||
* '''TDP:''' 125 W / 155 W / 180 W | * '''TDP:''' 125 W / 155 W / 180 W |
Facts about "Ryzen Threadripper - AMD"
designer | AMD + |
first announced | May 16, 2017 + |
first launched | August 10, 2017 + |
full page name | amd/ryzen threadripper + |
instance of | microprocessor family + |
instruction set architecture | x86-64 + |
main designer | AMD + |
manufacturer | GlobalFoundries + and TSMC + |
microarchitecture | Zen +, Zen+ +, Zen 2 + and Zen 3 + |
name | AMD Ryzen Threadripper + |
package | FCLGA-4094 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) +, 12 nm (0.012 μm, 1.2e-5 mm) + and 7 nm (0.007 μm, 7.0e-6 mm) + |
socket | Socket TR4 +, Socket TRX4 + and Socket WRX8 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |