From WikiChip
Editing amd/microarchitectures/zen+
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 7: | Line 7: | ||
|introduction=April 13, 2018 | |introduction=April 13, 2018 | ||
|process=12 nm | |process=12 nm | ||
− | |cores= | + | |cores=2 |
|cores 2=4 | |cores 2=4 | ||
|cores 3=6 | |cores 3=6 | ||
Line 13: | Line 13: | ||
|cores 5=12 | |cores 5=12 | ||
|cores 6=16 | |cores 6=16 | ||
− | |||
− | |||
|type=Superscalar | |type=Superscalar | ||
|oooe=Yes | |oooe=Yes | ||
Line 58: | Line 56: | ||
|l3 per=core | |l3 per=core | ||
|l3 desc=16-way set associative | |l3 desc=16-way set associative | ||
− | |core name | + | |core name=Pinnacle Ridge |
− | + | |core name 2=Colfax | |
− | |core name | ||
|predecessor=Zen | |predecessor=Zen | ||
|predecessor link=amd/microarchitectures/zen | |predecessor link=amd/microarchitectures/zen | ||
Line 67: | Line 64: | ||
|succession=Yes | |succession=Yes | ||
}} | }} | ||
− | '''Zen+''' (Zen Plus) is the successor to {{\\|Zen}}, a [[12 nm]] [[microarchitecture]] designed by [[AMD]] and introduced in [[2018]] for the mainstream PC, enthusiast, and server markets. Zen+ | + | '''Zen+''' (Zen Plus) is the successor to {{\\|Zen}}, a [[12 nm]] [[microarchitecture]] designed by [[AMD]] and introduced in [[2018]] for the mainstream PC, enthusiast, and server markets. Zen+ is expected to be replaced by {{\\|Zen 2}} in 2019. |
− | Zen+ based processors are sold under the brand | + | Zen+ based processors are sold under the brand {{amd|Ryzen}} 2nd Generation. |
== History == | == History == | ||
Line 83: | Line 80: | ||
|- | |- | ||
| {{amd|Pinnacle Ridge|l=core}} || Up to 8/16 || Mainstream to high-end desktops & enthusiasts market processors | | {{amd|Pinnacle Ridge|l=core}} || Up to 8/16 || Mainstream to high-end desktops & enthusiasts market processors | ||
− | |||
− | |||
|} | |} | ||
Line 131: | Line 126: | ||
|- | |- | ||
| colspan="4" | Family 23 Model 8 | | colspan="4" | Family 23 Model 8 | ||
− | |||
− | |||
− | |||
− | |||
|} | |} | ||
== Release Dates == | == Release Dates == | ||
− | AMD launched 2nd generation {{amd|Ryzen}} on the 19th April of 2018. 2nd Generation {{amd|Ryzen Threadripper}} | + | AMD launched 2nd generation {{amd|Ryzen}} on the 19th April of 2018. 2nd Generation {{amd|Ryzen Threadripper}} and Ryzen PRO processors will launch in the second half of 2018. |
Line 152: | Line 143: | ||
* [[12 nm process]] (from [[14 nm]]) | * [[12 nm process]] (from [[14 nm]]) | ||
* {{amd|Precision Boost 2}} (from Precision Boost) | * {{amd|Precision Boost 2}} (from Precision Boost) | ||
− | ** | + | ** Uses linear model based on temp/current/voltage feedbacks (From 2-core/all-core boost model) |
* {{amd|XFR 2}} (from XFR 1) | * {{amd|XFR 2}} (from XFR 1) | ||
* Cache | * Cache | ||
Line 165: | Line 156: | ||
*** Bug fixes | *** Bug fixes | ||
*** OEM related issues resolved (unspecified) | *** OEM related issues resolved (unspecified) | ||
− | |||
− | |||
=== Block Diagram === | === Block Diagram === |
Facts about "Zen+ - Microarchitectures - AMD"
codename | Zen+ + |
core count | 4 +, 6 +, 8 +, 12 +, 16 +, 24 +, 32 + and 1 + |
designer | AMD + |
first launched | April 13, 2018 + |
full page name | amd/microarchitectures/zen+ + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | GlobalFoundries + |
microarchitecture type | CPU + |
name | Zen+ + |
pipeline stages | 19 + |
process | 12 nm (0.012 μm, 1.2e-5 mm) + |