From WikiChip
Editing amd/k6-iii+/amd-k6-iii+-500acz
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{amd title|AMD-K6-III+/500ACZ}} | {{amd title|AMD-K6-III+/500ACZ}} | ||
− | {{ | + | {{mpu |
| name = AMD-K6-III+/500ACZ | | name = AMD-K6-III+/500ACZ | ||
| no image = Yes | | no image = Yes | ||
Line 10: | Line 10: | ||
| model number = AMD-K6-III+/500ACZ | | model number = AMD-K6-III+/500ACZ | ||
| part number = AMD-K6-III+/500ACZ | | part number = AMD-K6-III+/500ACZ | ||
+ | | part number 1 = | ||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
− | |||
| market = Mobile | | market = Mobile | ||
| first announced = April 18, 2000 | | first announced = April 18, 2000 | ||
Line 49: | Line 49: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GB |
− | |||
+ | | electrical = Yes | ||
| power = 16 W | | power = 16 W | ||
| v core = 2.0 V | | v core = 2.0 V | ||
Line 81: | Line 81: | ||
| socket 0 2 type = PGA-321 | | socket 0 2 type = PGA-321 | ||
}} | }} | ||
− | '''AMD-K6-III+/500ACZ''' is a {{arch|32}} [[x86]] | + | '''AMD-K6-III+/500ACZ''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[2000]]. This MPU which was manufactured on a [[0.18 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 500 MHz with a bus of 100 MHz and a multiplier of 5 with a maximum power dissipation rating of 16 W and a typical rating of 12.6 W. |
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | {{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | ||
− | [[L3$]] can be 512 | + | [[L3$]] can be 512 KB to 2 MB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. |
{{cache info | {{cache info | ||
− | |l1i cache=32 | + | |l1i cache=32 KB |
− | |l1i break=1x32 | + | |l1i break=1x32 KB |
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=32 | + | |l1d cache=32 KB |
− | |l1d break=1x32 | + | |l1d break=1x32 KB |
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=256 | + | |l2 cache=256 KB |
− | |l2 break=1x256 | + | |l2 break=1x256 |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(shared) | |l2 extra=(shared) | ||
Line 106: | Line 106: | ||
== Graphics == | == Graphics == | ||
− | This | + | This SoC has no integrated graphics processing unit. |
== Features == | == Features == | ||
− | {{ | + | {{mpu features |
| mmx = Yes | | mmx = Yes | ||
| emmx = Yes | | emmx = Yes |
Facts about "AMD-K6-III+/500ACZ - AMD"
base frequency | 499.99 MHz (0.5 GHz, 499,990 kHz) + |
bus rate | 99.99 MT/s (0.1 GT/s, 99,990 kT/s) + |
bus speed | 99.99 MHz (0.1 GHz, 99,990 kHz) + |
bus type | FSB + |
clock multiplier | 5 + |
core count | 1 + |
core family | 5 + |
core model | 13 + |
core stepping | 0 +, 1 +, 2 + and 3 + |
core voltage | 2 V (20 dV, 200 cV, 2,000 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 5D0 + |
designer | AMD + |
family | K6-III+ + |
first announced | April 18, 2000 + |
first launched | April 18, 2000 + |
full page name | amd/k6-iii+/amd-k6-iii+-500acz + |
instance of | microprocessor + |
io voltage | 3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) + |
io voltage tolerance | 7% + |
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
ldate | April 18, 2000 + |
manufacturer | AMD + |
market segment | Mobile + |
max case temperature | 358.15 K (85 °C, 185 °F, 644.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
microarchitecture | K6-III + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
model number | AMD-K6-III+/500ACZ + |
name | AMD-K6-III+/500ACZ + |
part number | AMD-K6-III+/500ACZ + |
platform | Super 7 + |
power dissipation | 16 W (16,000 mW, 0.0215 hp, 0.016 kW) + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |
series | K6-III+ Mobile + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
transistor count | 21,400,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |