From WikiChip
Editing amd/epyc/7551p
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 1: | Line 1: | ||
{{amd title|EPYC 7551P}} | {{amd title|EPYC 7551P}} | ||
− | {{ | + | {{mpu |
|name=EPYC 7551P | |name=EPYC 7551P | ||
|no image=Yes | |no image=Yes | ||
|designer=AMD | |designer=AMD | ||
|manufacturer=GlobalFoundries | |manufacturer=GlobalFoundries | ||
− | |model number= | + | |model number=7351P |
− | |||
|market=Server | |market=Server | ||
|first announced=June 20, 2017 | |first announced=June 20, 2017 | ||
− | |||
− | |||
|family=EPYC | |family=EPYC | ||
|series=7000 | |series=7000 | ||
Line 16: | Line 13: | ||
|frequency=2,000 MHz | |frequency=2,000 MHz | ||
|turbo frequency1=3,000 MHz | |turbo frequency1=3,000 MHz | ||
− | | | + | |bus links=4 |
− | | | + | |bus rate=8 GT/s |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
|clock multiplier=20 | |clock multiplier=20 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 52: | Line 20: | ||
|microarch=Zen | |microarch=Zen | ||
|core name=Naples | |core name=Naples | ||
− | |||
− | |||
− | |||
|process=14 nm | |process=14 nm | ||
|transistors=19,200,000,000 | |transistors=19,200,000,000 | ||
|technology=CMOS | |technology=CMOS | ||
− | |die area= | + | |die area=195.228 mm² |
+ | |die length=8.87 mm | ||
+ | |die width=22.01 mm | ||
|mcp=Yes | |mcp=Yes | ||
|die count=4 | |die count=4 | ||
Line 66: | Line 33: | ||
|max cpus=1 | |max cpus=1 | ||
|max memory=2 TiB | |max memory=2 TiB | ||
− | + | |package module 1={{packages/amd/socket sp3}} | |
− | |||
− | |||
− | |package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | }} | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
+ | '''EPYC 7551P''' is a {{arch|64}} [[32-core]] [[x86]] enterprise server microprocessor introduced by [[AMD]] in mid-[[2017]]. This processor is based on the {{amd|Zen|l=arch}} microarchitecture and is manufactured on a [[14 nm process]]. The 7551P has a base frequency of 2 GHz with a turbo frequency of 3 GHz for a single active core. This chip has a TDP of 180 W and supports up to 2 TiB of octa-channel DDR4-2666 ECC memory. |
Facts about "EPYC 7551P - AMD"