From WikiChip
Editing amd/cores/pinnacle ridge
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 15: | Line 15: | ||
|clock min=3,200 MHz | |clock min=3,200 MHz | ||
|clock max=3,700 MHz | |clock max=3,700 MHz | ||
− | |package | + | |package module 1={{packages/amd/socket am4}} |
|predecessor=Summit Ridge | |predecessor=Summit Ridge | ||
|predecessor link=amd/cores/summit ridge | |predecessor link=amd/cores/summit ridge | ||
Line 21: | Line 21: | ||
|successor link=amd/cores/matisse | |successor link=amd/cores/matisse | ||
}} | }} | ||
− | '''Pinnacle Ridge''' is | + | '''Pinnacle Ridge''' is the name of the core for [[AMD]]'s mainstream through high-end desktop (HEDT) microprocessor line based on the {{amd|Zen+|l=arch}} microarchitecture serving as a successor to the {{amd|Summit Ridge|l=core}} core. Pinnacle Ridge processors are fabricated on GlobalFoundries [[12 nm process]] and introduces a number of enhancements over its predecessor. |
== Overview == | == Overview == | ||
Line 46: | Line 46: | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable tc5 tc6 tc10 | + | <table class="comptable sortable tc5 tc6 tc10"> |
{{comp table header|main|10:List of Pinnacle Ridge Processors}} | {{comp table header|main|10:List of Pinnacle Ridge Processors}} | ||
− | + | {{comp table header|cols|Family|Price|Launched|Cores|Threads|L3$|Frequency|Turbo|TDP}} | |
− | {{comp table header|cols|Family|Price|Launched|Cores|Threads|L3$|Frequency|Turbo|TDP | ||
{{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Pinnacle Ridge]] | {{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Pinnacle Ridge]] | ||
|?full page name | |?full page name | ||
Line 62: | Line 61: | ||
|?turbo frequency#GHz | |?turbo frequency#GHz | ||
|?tdp | |?tdp | ||
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=11 |
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
Line 73: | Line 71: | ||
== See also == | == See also == | ||
− | {{amd | + | * {{amd|Zen|l=arch}} |
+ | ** {{amd|Picasso|l=core}} |
Facts about "Pinnacle Ridge - Cores - AMD"
designer | AMD + |
first announced | March 2018 + |
first launched | April 19, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
manufacturer | GlobalFoundries + |
microarchitecture | Zen+ + |
name | Pinnacle Ridge + |
package | OPGA-1331 + |
process | 12 nm (0.012 μm, 1.2e-5 mm) + |
socket | Socket AM4 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |