Latest revision |
Your text |
Line 5: |
Line 5: |
| |developer=AMD | | |developer=AMD |
| |manufacturer=GlobalFoundries | | |manufacturer=GlobalFoundries |
− | |first announced=January 6, 2019
| |
− | |first launched=January 6, 2019
| |
| |isa=x86-64 | | |isa=x86-64 |
| |isa family=x86 | | |isa family=x86 |
− | |microarch=Zen+ | + | |microarch=Zen |
| |word=64 bit | | |word=64 bit |
| |proc=12 nm | | |proc=12 nm |
| |tech=CMOS | | |tech=CMOS |
− | |clock min=2,100 MHz
| |
− | |clock max=2,600 MHz
| |
− | |package name 1=amd,fp5
| |
| |predecessor=Raven Ridge | | |predecessor=Raven Ridge |
| |predecessor link=amd/cores/raven ridge | | |predecessor link=amd/cores/raven ridge |
− | |successor=Renoir
| |
− | |successor link=amd/cores/renoir
| |
| }} | | }} |
− | '''Picasso''' is codename for [[AMD]] series of mainstream mobile and desktop APUs based on the {{amd|Zen+|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Raven Ridge}}. Picasso processors are fabricated on GlobalFoundries [[12 nm process]] and incorporate [[four cores]]. | + | '''Picasso''' is the name of the core for [[AMD]]'s mainstream mobile APUs line based on the {{amd|Zen|l=arch}} CPU and {{amd|Vega|l=arch}} GPU microarchitectures succeeding {{\\|Raven Ridge}}. Picasso processors are fabricated on GlobalFoundries [[12 nm process]] and incorporate [[four cores]]. |
− | | |
− | | |
− | == Overview ==
| |
− | Picasso is an SoC for the mobile segment and mainstream desktop and workstation based on the {{amd|Zen+|l=arch}} microarchitecture incorporating a {{amd|Vega|l=arch}} GPU.
| |
− | | |
− | === Common Features ===
| |
− | All Picasso processors have the following:
| |
− | * Up to 32/64 [[GiB]] of dual-channel memory
| |
− | ** Up to DDR4 2400 MT/s
| |
− | * 12 PCIe lanes (1x8 for GPU + 1x4 for storage)
| |
− | * (Up to) [[4 cores]] / 8 threads
| |
− | * 35 / 15 W TDP
| |
− | ** Configurable TDP-down of 12 W and a TDP-up of 25/35 W
| |
− | * Everything up to {{x86||AVX2}} (i.e., {{x86|SMM}}, {{x86|FPU}}, {{x86|NX}}, {{x86|MMX}}, {{x86|SSE}}, {{x86|SSE2}}, {{x86|SSE3}}, {{x86|SSSE3}}, {{x86|SSE4.1}}, {{x86|SSE4.2}}, {{x86|AES}}, {{x86|AVX}}, {{x86|FMA3}}, and {{x86|AVX2}}), and {{x86|SHA}}
| |
− | * {{amd|Precision Boost 2}}, 2-way [[SMT]], {{amd|mXFR}}
| |
− | * Graphics
| |
− | ** {{amd|Radeon Vega 11}}/{{amd|Radeon Vega 10|10}}/{{amd|Radeon Vega 8|8}}/{{amd|Radeon Vega 6|6}}/{{amd|Radeon Vega 3|3}} ({{amd|Vega|l=arch}})
| |
− | ** Up to 1.4 GHz
| |
− | | |
− | == Picasso Processors ==
| |
− | <!-- NOTE:
| |
− | This table is generated automatically from the data in the actual articles.
| |
− | If a microprocessor is missing from the list, an appropriate article for it needs to be
| |
− | created and tagged accordingly.
| |
− | | |
− | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
| |
− | -->
| |
− | | |
− | {{comp table start}}
| |
− | <table class="comptable sortable tc4 tc5 tc6 tc7 tc8 tc10">
| |
− | {{comp table header|main|9:Processor}}
| |
− | {{comp table header|main|7:Main Processor|2:Integrated Graphics}}
| |
− | {{comp table header|cols|Family|Launched|Cores|Threads|Frequency|Turbo|TDP|GPU|Frequency}}
| |
− | {{#ask: [[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Picasso]]
| |
− | |?full page name
| |
− | |?model number
| |
− | |?microprocessor family
| |
− | |?first launched
| |
− | |?core count
| |
− | |?thread count
| |
− | |?base frequency#GHz
| |
− | |?turbo frequency#GHz
| |
− | |?tdp
| |
− | |?integrated gpu
| |
− | |?integrated gpu max frequency#GHz
| |
− | |format=template
| |
− | |template=proc table 3
| |
− | |userparam=11
| |
− | |mainlabel=-
| |
− | }}
| |
− | {{comp table count|ask=[[Category:microprocessor models by amd]] [[instance of::microprocessor]] [[core name::Picasso]]}}
| |
− | </table>
| |
− | {{comp table end}}
| |
− | | |
− | === SKU Comparison ===
| |
− | Below are a number of SKU comparison graphs based on their specifications.
| |
− | | |
− | <div style="float: left; margin: 10px">
| |
− | {{#ask: [[Category:microprocessor models by amd]] [[core name::Picasso]]
| |
− | |?core count
| |
− | |?base frequency
| |
− | |charttitle=Cores vs. Base Frequency
| |
− | |numbersaxislabel=Frequency (MHz)
| |
− | |labelaxislabel=Core Count
| |
− | |height=400
| |
− | |width=400
| |
− | |theme=vector
| |
− | |group=property
| |
− | |grouplabel=subject
| |
− | |charttype=scatter
| |
− | |format=jqplotseries
| |
− | |mainlabel=-
| |
− | }}
| |
− | </div>
| |
− | | |
− | <div style="float: left; margin: 10px">
| |
− | {{#ask: [[Category:microprocessor models by amd]] [[core name::Picasso]]
| |
− | |?core count
| |
− | |?turbo frequency
| |
− | |charttitle=Cores vs. Turbo Frequency
| |
− | |numbersaxislabel=Frequency (MHz)
| |
− | |labelaxislabel=Core Count
| |
− | |height=400
| |
− | |width=400
| |
− | |theme=vector
| |
− | |group=property
| |
− | |grouplabel=subject
| |
− | |charttype=scatter
| |
− | |format=jqplotseries
| |
− | |mainlabel=-
| |
− | }}
| |
− | </div>
| |
− | | |
− | <div style="float: left; margin: 10px">
| |
− | {{#ask: [[Category:microprocessor models by amd]] [[core name::Picasso]]
| |
− | |?core count
| |
− | |?tdp
| |
− | |charttitle=Cores vs. TDP
| |
− | |numbersaxislabel=TDP (W)
| |
− | |labelaxislabel=Core Count
| |
− | |height=400
| |
− | |width=400
| |
− | |theme=vector
| |
− | |group=property
| |
− | |grouplabel=subject
| |
− | |charttype=scatter
| |
− | |format=jqplotseries
| |
− | |mainlabel=-
| |
− | }}
| |
− | </div>
| |
− | | |
− | <div style="float: left; margin: 10px">
| |
− | {{#ask: [[Category:microprocessor models by amd]] [[core name::Picasso]]
| |
− | |?turbo frequency
| |
− | |?tdp
| |
− | |charttitle=Frequency vs. TDP
| |
− | |numbersaxislabel=TDP (W)
| |
− | |labelaxislabel=Frequency (MHz)
| |
− | |height=400
| |
− | |width=400
| |
− | |theme=vector
| |
− | |group=property
| |
− | |grouplabel=subject
| |
− | |charttype=scatter
| |
− | |format=jqplotseries
| |
− | |mainlabel=-
| |
− | }}
| |
− | </div>
| |
− | | |
− | {{clear}}
| |
| | | |
| == See also == | | == See also == |
− | {{amd zen+ core see also}} | + | * {{amd|Zen|l=arch}} |
| + | ** {{amd|Pinnacle Ridge|l=core}} |