From WikiChip
Editing amd/a8
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 9: | Line 9: | ||
| first announced = | | first announced = | ||
| first launched = April, 2011 | | first launched = April, 2011 | ||
− | | production start = | + | | production start = 2012 |
| production end = | | production end = | ||
| isa = AMD64 | | isa = AMD64 | ||
− | | microarch = | + | | microarch = |
− | |||
− | |||
− | |||
− | |||
− | |||
| word = 64 bit | | word = 64 bit | ||
| proc = 32 nm | | proc = 32 nm | ||
| proc 2 = 28 nm | | proc 2 = 28 nm | ||
| tech = CMOS | | tech = CMOS | ||
− | | clock min = | + | | clock min = 2000 MHz |
− | | clock max = | + | | clock max = 4100 MHz |
| socket = Socket FM1 | | socket = Socket FM1 | ||
| socket 2 = Socket FM2 | | socket 2 = Socket FM2 | ||
| socket 3 = Socket FM2+ | | socket 3 = Socket FM2+ | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | '''A8''' is a family of {{arch|64}} quad | + | '''A8''' is a family of {{arch|64}} quad code mid-range microprocessors developed by [[AMD]] and introduced in early 2011. |
== Overview == | == Overview == | ||
Manufactured in [[32 nm]] and later [[28 nm]], this family of {{arch|64}} quad-core microprocessors have 4 MB (2x2 MB 16-way set associative) L2$ and no L3$. These processors have Virtualization and {{amd|Turbo Core}} 3.0 support. | Manufactured in [[32 nm]] and later [[28 nm]], this family of {{arch|64}} quad-core microprocessors have 4 MB (2x2 MB 16-way set associative) L2$ and no L3$. These processors have Virtualization and {{amd|Turbo Core}} 3.0 support. | ||
Line 43: | Line 30: | ||
=== Desktop microprocessors === | === Desktop microprocessors === | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
=== Mobile microprocessors === | === Mobile microprocessors === | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
Line 100: | Line 35: | ||
! Model Number !! Arch !! Freq (Base) !! Freq (Turbo) !! Cores !! Threads || Tech || L2$ || TDP || Introduced | ! Model Number !! Arch !! Freq (Base) !! Freq (Turbo) !! Cores !! Threads || Tech || L2$ || TDP || Introduced | ||
|- | |- | ||
− | | {{\|3500M|A8-3500M}} || K10 || 1.5 GHz || 2.4 GHz || 4 || 4 || | + | | {{\|3500M|A8-3500M}} || K10 || 1.5 GHz || 2.4 GHz || 4 || 4 || 28 nm || 4x1 MB || 35 W || June 14, 2011 |
|- | |- | ||
− | | {{\|3510MX|A8-3510MX}} || K10 || 1.8 GHz || 2.5 GHz || 4 || 4 || | + | | {{\|3510MX|A8-3510MX}} || K10 || 1.8 GHz || 2.5 GHz || 4 || 4 || 28 nm || 4x1 MB || 45 W || June 14, 2011 |
|- | |- | ||
− | | {{\|3520M|A8-3520M}} || K10 || 1.6 GHz || 2.5 GHz || 4 || 4 || | + | | {{\|3520M|A8-3520M}} || K10 || 1.6 GHz || 2.5 GHz || 4 || 4 || 28 nm || 4x1 MB || 35 W || December, 2011 |
|- | |- | ||
− | | {{\|3530MX|A8-3530MX}} || K10 || 1.9 GHz || 2.6 GHz || 4 || 4 || | + | | {{\|3530MX|A8-3530MX}} || K10 || 1.9 GHz || 2.6 GHz || 4 || 4 || 28 nm || 4x1 MB || 45 W || June 14, 2011 |
|- | |- | ||
− | | {{\|3550MX|A8-3550MX}} || K10 || 2.0 GHz || 2.7 GHz || 4 || 4 || | + | | {{\|3550MX|A8-3550MX}} || K10 || 2.0 GHz || 2.7 GHz || 4 || 4 || 28 nm || 4x1 MB || 45 W || December, 2011 |
|- | |- | ||
− | | {{\|4500M|A8-4500M}} || Piledriver || 1.9 GHz || 2.8 GHz || 4 || 4 || | + | | {{\|4500M|A8-4500M}} || Piledriver || 1.9 GHz || 2.8 GHz || 4 || 4 || 28 nm || 2x2 MB || 35 W || May 15, 2012 |
|- | |- | ||
− | | {{\|4555M|A8-4555M}} || Piledriver || 1.6 GHz || 2.4 GHz || 4 || 4 || | + | | {{\|4555M|A8-4555M}} || Piledriver || 1.6 GHz || 2.4 GHz || 4 || 4 || 28 nm || 2x2 MB || 19 W || September 2012 |
|- | |- | ||
− | | {{\|4557M|A8-4557M}} || Piledriver || 1.9 GHz || 2.8 GHz || 4 || 4 || | + | | {{\|4557M|A8-4557M}} || Piledriver || 1.9 GHz || 2.8 GHz || 4 || 4 || 28 nm || 2x2 MB || 35 W || March 2013 |
|- | |- | ||
− | | {{\|5545M|A8-5545M}} || Piledriver || 1.7 GHz || 2.7 GHz || 4 || 4 || | + | | {{\|5545M|A8-5545M}} || Piledriver || 1.7 GHz || 2.7 GHz || 4 || 4 || 28 nm || 2x2 MB || 19 W || May 23, 2013 |
|- | |- | ||
− | | {{\|5550M|A8-5550M}} || Piledriver || 2.1 GHz || 3.1 GHz || 4 || 4 || | + | | {{\|5550M|A8-5550M}} || Piledriver || 2.1 GHz || 3.1 GHz || 4 || 4 || 28 nm || 2x2 MB || 35 W || March 12, 2013 |
|- | |- | ||
− | | {{\|5557M|A8-5557M}} || Piledriver || 2.1 GHz || 3.1 GHz || 4 || 4 || | + | | {{\|5557M|A8-5557M}} || Piledriver || 2.1 GHz || 3.1 GHz || 4 || 4 || 28 nm || 2x2 MB || 35 W || May 23, 2013 |
|- | |- | ||
| {{\|6410|A8-6410}} || Puma || 2.0 GHz || 2.4 GHz || 4 || 4 || 28 nm || 2x1 MB || 15 W || June 2014 | | {{\|6410|A8-6410}} || Puma || 2.0 GHz || 2.4 GHz || 4 || 4 || 28 nm || 2x1 MB || 15 W || June 2014 | ||
Line 139: | Line 74: | ||
|- | |- | ||
|} | |} | ||
− | |||
=== See Also === | === See Also === | ||
* {{amd|A10|AMD A10}} | * {{amd|A10|AMD A10}} | ||
− | |||
− |
Facts about "A8 - AMD"
designer | AMD + |
first launched | April 2011 + |
full page name | amd/a8 + |
instance of | microprocessor family + |
instruction set architecture | AMD64 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | K10 +, Piledriver +, Steamroller +, Puma +, Puma+ + and Excavator + |
name | AMD A8 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + and 28 nm (0.028 μm, 2.8e-5 mm) + |
socket | Socket FM1 +, Socket FM2 + and Socket FM2+ + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |