From WikiChip
Editing amd/a10
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 26: | Line 26: | ||
'''A10''' is a family of {{arch|64}} quad core mid-class microprocessors developed by [[AMD]] and introduced in 2012. | '''A10''' is a family of {{arch|64}} quad core mid-class microprocessors developed by [[AMD]] and introduced in 2012. | ||
== Overview == | == Overview == | ||
− | Introduced in 2012, this mid-range family of microprocessors offer a quad- | + | Introduced in 2012, this mid-range family of microprocessors offer a quad-code {{arch|64}} microprocessor with an integrated [[GPU]]. All MPUs have support for Virtualization, {{amd|Turbo Core}} 3.0, and AES, AVX, and FMA3 instructions. Manufactured in [[32 nm]] and later [[28 nm]], these processors have a 4 MB (2x2 MB 16-way set associative) L2$ and no L3$. |
== Members == | == Members == |
Facts about "A10 - AMD"
designer | AMD + |
first launched | October 2012 + |
full page name | amd/a10 + |
instance of | microprocessor family + |
instruction set architecture | AMD64 + |
main designer | AMD + |
manufacturer | AMD + |
microarchitecture | Piledriver +, Steamroller + and Excavator + |
name | AMD A10 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + and 28 nm (0.028 μm, 2.8e-5 mm) + |
socket | Socket FM2 + and Socket FM2+ + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |