Latest revision |
Your text |
Line 1,341: |
Line 1,341: |
| |- | | |- |
| |56214||3.05||[https://www.amd.com/system/files/TechDocs/56214-B0-PUB.zip Processor Programming Reference (PPR) for AMD Family 19h Model 21h, Revision B0 Processors]||2021-04-22||Public version, ZIP file | | |56214||3.05||[https://www.amd.com/system/files/TechDocs/56214-B0-PUB.zip Processor Programming Reference (PPR) for AMD Family 19h Model 21h, Revision B0 Processors]||2021-04-22||Public version, ZIP file |
− | |-
| |
− | |56713||3.05||[https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/56713-B1_3_05.zip Processor Programming Reference (PPR) for AMD Family 19h Model 61h, Revision B1 Processors]||2023-03-08||Public version, ZIP file
| |
| |} | | |} |
| | | |
Line 2,340: |
Line 2,338: |
| |57091||2.0||[https://www.amd.com/system/files/documents/high-performance-computing-tuning-guide-amd-epyc7003-series-processors.pdf High Performance Computing (HPC) Tuning Guide for AMD EPYC™ 7003 Series Processors]||2021-03|| | | |57091||2.0||[https://www.amd.com/system/files/documents/high-performance-computing-tuning-guide-amd-epyc7003-series-processors.pdf High Performance Computing (HPC) Tuning Guide for AMD EPYC™ 7003 Series Processors]||2021-03|| |
| |} | | |} |
− |
| |
− | === Alchemy Embedded Microprocessors (MIPS32) ===
| |
− | <table class="wikitable sortable"><tr><th>Publ. #</th><th>Rev.</th><th>Title</th><th>Publ. Date</th><th>Notes</th></tr>
| |
− | {{amd publ|pb|pid=26328|rev=E|title=AMD Alchemy™ Solutions Au1000™ Processor Family Internet Edge Processor|url=https://web.archive.org/web/20061015230909id_/http://www.razamicroelectronics.com/pub_assets/26328E_Au1000.pdf|date=2003}}
| |
− | {{amd publ|pid=30360|rev=D|title=AMD Alchemy™ Au1000™ Processor Data Book|url=https://web.archive.org/web/20061015230659id_/http://www.razamicroelectronics.com/pub_assets/30360D_au1000_databook.pdf|date=2005-09}}
| |
− | {{amd publ|pid=27348|rev=E|title=AMD Alchemy™ Au1000™ Processor Specification Update|file=AMD-27348-E Au1000 Spec Update.pdf|date=2005-06}}
| |
− | {{amd publ|an|key=AMD-Au1000-UART|rev=002|title=Writing a UART Device Driver for the Alchemy™ Au1000™ Processor from AMD|url=https://web.archive.org/web/20030415213859id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1000/UART_Au1000_rev002.pdf|date=2001-09}}
| |
− | {{amd publ|an|key=AMD-Au1000-Ethernet|rev=003|title=Writing an Ethernet Device Driver for the Alchemy™ Au1000™ Processor from AMD|url=https://web.archive.org/web/20041024051603id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1000/Ethernet_Au1000_rev003.pdf|date=2001-09}}
| |
− | {{amd publ|an|key=AMD-Au1000-BootROM|rev=1.2|title=Mapping a Boot ROM on Alchemy™ Au1000™ Processor from AMD|url=https://web.archive.org/web/20030415051244id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1000/Au1000BootRom_rev1.2.pdf|date=2002-01}}
| |
− | {{amd publ|an|key=AMD-Au1000-Reset|rev=1.2|title=Reset Software for Alchemy™ Au1000™ Processor from AMD|url=https://web.archive.org/web/20040204090358id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1000/Au1000Reset_rev1.2.pdf|date=2002-08}}
| |
− | {{amd publ|pb|pid=26332|rev=D|title=AMD Alchemy™ Solutions Pb1000™ Development Board|url=https://web.archive.org/web/20061015231034id_/http://www.razamicroelectronics.com/pub_assets/26332D_Alchemy_Pb1000.pdf|date=2002}}
| |
− | {{amd publ|pb|pid=27032|rev=A|title=AMD Alchemy™ Solutions DBAu1000™ Development Board|url=https://web.archive.org/web/20061015230650id_/http://www.razamicroelectronics.com/pub_assets/27032A_DBAu1000PB.pdf|date=2002}}
| |
− | {{amd publ|pb|pid=26330|rev=D|title=AMD Alchemy™ Solutions Au1100™ Processor Family Internet Edge Processor|url=https://web.archive.org/web/20061015225845id_/http://www.razamicroelectronics.com/pub_assets/26330D_Au1100.pdf|date=2003}}
| |
− | {{amd publ|pid=30362|rev=D|title=AMD Alchemy™ Au1100™ Processor Data Book|url=https://web.archive.org/web/20061020095828id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1100/30362D_au1100_databook.pdf|date=2006-04}}
| |
− | {{amd publ|pid=27353|rev=E|title=AMD Alchemy™ Au1100™ Processor Specification Update|file=AMD-27353-E Au1100 Spec Update.pdf|date=2005-06}}
| |
− | {{amd publ|pid=27354|rev=A|title=AMD Alchemy™ Au1100™ Processor Power Measurement|date=2005-04}}
| |
− | {{amd publ|an|pid=30274|rev=A|title=AMD Alchemy™ Solutions Au1100™ Processor LCD Performance|url=https://web.archive.org/web/20031207111931id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1100/Au1100LCDPerf_30274A.pdf|date=2003-04}}
| |
− | {{amd publ|pb|pid=26327|rev=E|title=AMD Alchemy™ Solutions Pb1100™ Development Board|url=https://web.archive.org/web/20061015230614id_/http://www.razamicroelectronics.com/documents/26327E_Pb1100_mktg.pdf|date=2003}}
| |
− | {{amd publ|pb|pid=27034|rev=A|title=AMD Alchemy™ Solutions DBAu1100™ Development Board|url=https://web.archive.org/web/20061015225853id_/http://www.razamicroelectronics.com/pub_assets/27034A_DBAu1100PB.pdf|date=2002}}
| |
− | {{amd publ|pb|pid=27488|rev=D|title=AMD Alchemy™ Mobile Handheld Reference Design Kit|url=https://web.archive.org/web/20061015224922id_/http://www.razamicroelectronics.com/documents/27488D_mobile_handheld_rdk_mktg.pdf|date=2003}}
| |
− | {{amd publ|pb|pid=32694|rev=A|title=AMD Alchemy™ Au1200™ Processor|url=https://web.archive.org/web/20061015230134id_/http://www.razamicroelectronics.com/pub_assets/32694a_alchemy_au1200_PRODUCTBRIEF.pdf|date=2004}}
| |
− | {{amd publ|pid=32798|rev=E|title=AMD Alchemy™ Au1200™ Processor Data Book|url=https://web.archive.org/web/20061015230051id_/http://www.razamicroelectronics.com/pub_assets/32798e_Au1200_ds.pdf|date=2006-02}}
| |
− | {{amd publ|wp|pid=32785|rev=A|title=AMD Alchemy™ Au1200™ Processor System Architecture|authors=Eno, Jim|url=https://web.archive.org/web/20051223152802id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1200/32785a_au1200sysarch_wpaper.pdf|date=2005}}
| |
− | {{amd publ|wp|pid=32786|rev=B|title=AMD Alchemy™ Au1200™ Processor Media Acceleration Engine|authors=Schlanger, Erik|url=https://web.archive.org/web/20061015230031id_/http://www.razamicroelectronics.com/documents/32786b_au1200mae_wpaper.pdf|date=2005-01-05}}
| |
− | {{amd publ|wp|pid=32787|rev=A|title=AMD Alchemy™ Au1200™ Processor LCD Controller|authors=Harton, Tracy;Kuczynski, Craig|url=https://web.archive.org/web/20050530154323id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1200/32787a_au1200lcd_wpaper.pdf|date=2005}}
| |
− | {{amd publ|wp|pid=32788|rev=A|title=AMD Alchemy™ Au1200™ Camera Interface Module|authors=Lienenbrugger, Kevin|url=https://web.archive.org/web/20050530171104id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1200/32788a_au1200cim_wpaper.pdf|date=2005}}
| |
− | {{amd publ|pb|pid=32695|rev=B|title=AMD Alchemy™ DBAu1200™ Development Board Kit|url=https://web.archive.org/web/20061015225918id_/http://www.razamicroelectronics.com/pub_assets/32695b_dbau1200_pb.pdf|date=2005}}
| |
− | {{amd publ|pb|pid=40918|rev=A|title=AMD Alchemy™ Au1200™ Personal Media Player Reference Design|url=https://web.archive.org/web/20061015225010id_/http://www.razamicroelectronics.com/pub_assets/40918a_au1200_pmprd_pb_POD.pdf|date=2006}}
| |
− | {{amd publ|pb|pid=26329|rev=D|title=AMD Alchemy™ Solutions Au1500™ Processor Family Internet Edge Processor|url=https://web.archive.org/web/20061015230504id_/http://www.razamicroelectronics.com/pub_assets/26329D_Au1500.pdf|date=2003}}
| |
− | {{amd publ|pid=30361|rev=D|title=AMD Alchemy™ Au1500™ Processor Data Book|url=https://web.archive.org/web/20061015230435id_/http://www.razamicroelectronics.com/pub_assets/30361D_au1500_db.pdf|date=2006-03}}
| |
− | {{amd publ|pid=27362|rev=E|title=AMD Alchemy™ Au1500™ Processor Specification Update|file=AMD-27362-E Au1500 Spec Update.pdf|date=2005-06}}
| |
− | {{amd publ|pid=27364|rev=B|title=Qualification of the AMD Alchemy™ Au1500™ Processor|file=AMD-27364-B Au1500 Qualification.pdf|date=2003-03}}
| |
− | {{amd publ|an|pid=30275|rev=A|title=AMD Alchemy™ Solutions Au1500™ Processor PCI Bus Performance|url=https://web.archive.org/web/20031207201910id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1500/Au1500PCIPerf_30275A.pdf|date=2003-04}}
| |
− | {{amd publ|an|pid=30924|rev=B|title=AMD Alchemy™ Solutions Au1500™ Processor PCI Bus Software Support|url=https://web.archive.org/web/20041024055743id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1500/30924b_au1500pcibus_swsup.pdf|date=2004-02}}
| |
− | {{amd publ|an|key=AMD-Au1500-PCIClkGen|rev=001|title=PCI Clock Generation on the Alchemy™ Au1500™ Processor from AMD|url=https://web.archive.org/web/20031208032101id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1500/PCIClockGen_r001.pdf|date=2002-04}}
| |
− | {{amd publ|pb|pid=26331|rev=D|title=AMD Alchemy™ Solutions Pb1500™ Development Board|url=https://web.archive.org/web/20061015230638id_/http://www.razamicroelectronics.com/pub_assets/26331D_Alchemy_Pb1500.pdf|date=2002}}
| |
− | {{amd publ|pb|pid=27033|rev=A|title=The AMD Alchemy™ Solutions DBAu1500™ Development Board|url=https://web.archive.org/web/20061015230608id_/http://www.razamicroelectronics.com/pub_assets/27033A_DBAu1500PB.pdf|date=2002}}
| |
− | {{amd publ|pb|pid=30059|rev=C|title=AMD Alchemy™ Solutions Access Equipment Reference Design Kit|url=https://web.archive.org/web/20061015225002id_/http://www.razamicroelectronics.com/pub_assets/30059C_AccessEquip.pdf|date=2003}}
| |
− | {{amd publ|pb|pid=30298|rev=B|title=AMD Alchemy ™ Solutions Portable Media Tablet Reference Design Kit|url=https://web.archive.org/web/20061015230624id_/http://www.razamicroelectronics.com/us-en/assets/content_type/DownloadableAssets/30298B_final_PMT_brief.pdf|date=2003}}
| |
− | {{amd publ|pb|pid=31195|rev=C|title=AMD Alchemy™ Au1550™ Processor Security Network Processor|url=https://web.archive.org/web/20061015230936id_/http://www.razamicroelectronics.com/pub_assets/31195c_pcsau1550prodbrief.pdf|date=2004}}
| |
− | {{amd publ|pid=30283|rev=D|title=AMD Alchemy™ Au1550™ Security Network Processor Data Book|url=https://web.archive.org/web/20060708150440id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/au1550/30283D_Au1550_db.pdf|date=2006-05}}
| |
− | {{amd publ|pb|pid=31509|rev=A|title=AMD Alchemy™ DBAu1550™ Development Board|url=https://web.archive.org/web/20061015230926id_/http://www.razamicroelectronics.com/documents/dbau1550brief.pdf|date=2004}}
| |
− | {{amd publ|an|key=AMD-Au1x00-Bus|rev=1.7|title=Bus Operation of Alchemy™ Au1000™, Au1100™ and Au1500™ Processors from AMD|url=https://web.archive.org/web/20040204084947id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/Au1x00BusOperation_rev1.7.pdf|date=2002-04}}
| |
− | {{amd publ|an|key=AMD-Au1x00-SDRAM-1.3|rev=1.3|title=AMD Alchemy™ Solutions Au1000™, Au1100™ and Au1500™ Processors SDRAM Performance|url=https://web.archive.org/web/20041024070302id_/http://www.amd.com:80/files/connectivitysolutions/aufamily/Au1x00SDRAMperf-R1-3.pdf|date=2003-04}}
| |
− | {{amd publ|an|pid=40755|rev=A|title=AMD Alchemy™ Processors - Building a Root File System for Linux® Incorporating Memory Technology Devices|date=2006-05}}
| |
− | {{amd publ|pn|key=HC14-Au1x00|title=Alchemy Au1x00|presenters=Bassett, Paul|url=https://hc14.hotchips.org|conference=Hot Chips 14|date=2002-08-19}}
| |
− | </table>
| |
| | | |
| === ARM based === | | === ARM based === |
Line 2,397: |
Line 2,348: |
| |- | | |- |
| |||||Introducing the AMD Opteron™ A1100 for the Datacenter||2016-01|| | | |||||Introducing the AMD Opteron™ A1100 for the Datacenter||2016-01|| |
− | |}
| |
− |
| |
− | == Graphics Processors ==
| |
− | {| class="wikitable sortable"
| |
− | !Publ. #!!Rev.!!Title!!Publ. Date!!Notes
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2012/10/R3xx_3D_Registers.pdf Radeon R3xx 3D Register Reference Guide]||2008-02-25||9800, 9700, 9600, 9500 series chips
| |
− | |-
| |
− | |||1.5||[https://developer.amd.com/wordpress/media/2013/10/R5xx_Acceleration_v1.5.pdf Radeon R5xx Acceleration]||2010-06-08||
| |
− | |-
| |
− | |||0.03o||[https://developer.amd.com/wordpress/media/2012/10/RRG-216M56-03oOEM.pdf M56 Register Reference Guide]||2007||AMD R5xx series processors (x1300, x1400, x1600, x1900 series chips)
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/R6xx_R7xx_3D.pdf Radeon R6xx/R7xx Acceleration]||2009-04-29||
| |
− | |-
| |
− | |||0.37||[https://developer.amd.com/wordpress/media/2012/10/R600_Instruction_Set_Architecture.pdf R600-Family Instruction Set Architecture]||2009-01||TeraScale 1 µarch
| |
− | |-
| |
− | |42590||1.01o||[https://developer.amd.com/wordpress/media/2012/10/42590_m76_rrg_1.01o.pdf M76 Register Reference Guide]||2007||AMD R6xx series processors (HD2400, HD2600, HD2900 series chips)
| |
− | |-
| |
− | |42589||1.01o||[http://developer.amd.com/wordpress/media/2012/10/42589_rv630_rrg_1.01o.pdf RV630 Register Reference Guide]||2007||Register information for AMD R6xx series processors (HD2400, HD2600, HD2900 series chips). This document is generally a subset of the M76 document and has been published for continuity.
| |
− | |-
| |
− | |||1.0a||[https://developer.amd.com/wordpress/media/2012/10/R700-Family_Instruction_Set_Architecture.pdf R700-Family Instruction Set Architecture Reference Guide]||2011-02||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/R6xx_3D_Registers.pdf Radeon R6xx/R7xx 3D Register Reference Guide]||2009-01-26||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/evergreen_cayman_programming_guide.pdf Radeon Evergreen/Northern Islands Acceleration]||2011-05-24||
| |
− | |-
| |
− | |||1.1a||[https://developer.amd.com/wordpress/media/2012/10/AMD_Evergreen-Family_Instruction_Set_Architecture.pdf Evergreen Family Instruction Set Architecture]||2011-11||TeraScale 2 µarch
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/evergreen_3D_registers_v2.pdf Radeon Evergreen 3D Register Reference Guide]||2011-04-26||
| |
− | |-
| |
− | |||1.1||[https://developer.amd.com/wordpress/media/2012/10/AMD_HD_6900_Series_Instruction_Set_Architecture.pdf HD 6900 Series Instruction Set Architecture]||2011-11||Northern Islands series, TeraScale 3 µarch
| |
− | |-
| |
− | |||1.0||[https://www.x.org/docs/AMD/old/cayman_3D_registers_v2.pdf Radeon Cayman 3D Register Reference Guide]||2011-04-26||
| |
− | |-
| |
− | |||||[https://web.archive.org/web/20140405160015/https://www.amd.com/Documents/GCN_Architecture_whitepaper.pdf White Paper: AMD Graphics Cores Next (GCN) Architecture]||2012-06||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/si_programming_guide_v2.pdf Radeon Southern Islands Acceleration]||2012-04-18||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2012/12/AMD_Southern_Islands_Instruction_Set_Architecture.pdf Southern Islands Series Instruction Set Architecture]||2012-08||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/10/SI_3D_registers.pdf Radeon Southern Islands 3D/Compute Register Reference Guide]||2011-11-11||
| |
− | |-
| |
− | |||1.0||[http://developer.amd.com/wordpress/media/2013/07/AMD_Sea_Islands_Instruction_Set_Architecture.pdf Sea Islands Series Instruction Set Architecture]||2013-02||GCN 2 µarch
| |
− | |-
| |
− | |||1.0||[http://developer.amd.com/wordpress/media/2013/10/CIK_3D_registers_v2.pdf Radeon Sea Islands 3D/Compute Register Reference Guide]||2012-09-19||
| |
− | |-
| |
− | |||1.1||[https://developer.amd.com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1.pdf Graphics Core Next Architecture, Generation 3]||2016-08||Volcanic Islands series ISA
| |
− | |-
| |
− | |||||[https://hc27.hotchips.org AMD’s Next Generation GPU and High Bandwidth Memory Architecture: FURY]||2015-08-25||Hot Chips 27
| |
− | |-
| |
− | |||||[https://www.amd.com/system/files/documents/polaris-whitepaper.pdf White Paper: Dissecting the Polaris Architecture]||2016||Arctic Islands series
| |
− | |-
| |
− | |||||[[:File:vega-whitepaper.pdf|White Paper: Radeon’s next-generation Vega architecture]]||2017||
| |
− | |-
| |
− | |||||[https://developer.amd.com/wordpress/media/2017/08/Vega_Shader_ISA_28July2017.pdf “Vega” Instruction Set Architecture Reference Guide]||2017-07-28||
| |
− | |-
| |
− | |||||[https://developer.amd.com/wp-content/resources/Vega_7nm_Shader_ISA.pdf “Vega” 7nm Instruction Set Architecture Reference Guide]||2020-01-27||
| |
− | |-
| |
− | |||||[https://hc29.hotchips.org AMD’s Radeon Next Generation GPU Architecture “Vega 10”]||2017-08-21||Hot Chips 29
| |
− | |-
| |
− | |||||[https://www.amd.com/system/files/documents/rdna-whitepaper.pdf White Paper: Introducing RDNA Architecture]||2019||
| |
− | |-
| |
− | |||||[https://developer.amd.com/wp-content/resources/RDNA_Shader_ISA.pdf “RDNA 1.0” Instruction Set Architecture Reference Guide]||2020-09-25||Navi 1x series
| |
− | |-
| |
− | |||||[https://developer.amd.com/wp-content/resources/RDNA2_Shader_ISA_November2020.pdf “RDNA 2” Instruction Set Architecture]||2020-11-30||Navi 2x series
| |
− | |-
| |
− | |||2.03||[http://developer.amd.com/wordpress/media/2012/10/AMD_CAL_Programming_Guide_v2.0.pdf Compute Abstraction Layer (CAL)]||2010-12||
| |
− | |-
| |
− | |||2.4||[http://developer.amd.com/wordpress/media/2012/10/AMD_Intermediate_Language_%28IL%29_Specification_v2.pdf AMD Intermediate Language (IL)]||2011-10||
| |
− | |-
| |
− | |||2.5||[http://developer.amd.com/wordpress/media/2013/07/AMD_Accelerated_Parallel_Processing_OCL_Programming_Guide-2013-06-21.pdf OpenCL™ Programming Guide]||2013-06||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/12/AMD_OpenCL_Programming_Optimization_Guide.pdf AMD Accelerated Parallel Processing - OpenCL™ Optimization Guide]||2014-12||
| |
− | |-
| |
− | |||1.0||[https://developer.amd.com/wordpress/media/2013/12/AMD_OpenCL_Programming_Optimization_Guide2.pdf AMD APP SDK - OpenCL™ Optimization Guide]||2015-08||
| |
− | |-
| |
− | |||||[https://hc21.hotchips.org AMD and OpenCL]||2009-08-23||Hot Chips 21
| |
− | |-
| |
− | |||||[https://hc24.hotchips.org AMD Radeon™ HD 7970 with Graphics Core Next (GCN) Architecture]||2012-08-28||Hot Chips 24
| |
| |} | | |} |
| | | |