

**μCOM-42 4-BIT SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The μCOM-42 (Part No. μPD548) is a single chip microcomputer that is ideally suited for Electronic Cash Register (ECR), Point of Sale (POS) and Electronic Scale applications.

Containing a 4-bit Parallel ALU, ROM for program storage and RAM for data storage, the μCOM-42 provides an economical and simple solution to many Vending/Calculating requirements.


Because of its extensive instruction set and five input/output ports, the μCOM-42 is capable of controlling an 8 x 4 keyboard, an 8 digit display and low cost ECR-type printers.

Finally, the on-chip RAM space can be augmented by an external CMOS RAM for applications requiring low power data retention.

- FEATURES**
- Stand Alone 4-bit Microcomputer
  - All 72 Instructions are Single Byte
  - 10 μsec Instruction Cycle
  - 1920 x 10-Bit Program Memory (ROM)
  - 96 x 4-Bit Data Memory (RAM)
  - 4-Level Stack
  - 2 Interrupt Request Lines
  - I/O Compatible with TTL
  - 10 Discrete Output Ports (F<sub>0</sub>-F<sub>9</sub>)
  - Two 8-Bit Output Ports (U<sub>0</sub>-U<sub>7</sub>, R<sub>0</sub>-R<sub>7</sub>)
  - One 4-Bit Input Port (K<sub>0</sub>-K<sub>3</sub>)
  - One 4-Bit Input/Output Port (S<sub>0</sub>-S<sub>3</sub>)
  - One Single Bit Testable Input Port (K<sub>4</sub>)
  - Single Phase TTL Level Clock (200 KHz Max.)
  - Single Supply, -10V PMOS Technology
  - 42 Pin Plastic Dual-in-Line Package

**6**

**PIN CONFIGURATION**



**PIN NAMES**

RES	Reset
K <sub>0</sub> -K <sub>3</sub>	Input Port K
TEST	Input for Testing (Normally V <sub>GG</sub> )
S <sub>0</sub> -S <sub>3</sub>	Input/Output Port S
IA, IB	Interrupt Input Ports
F <sub>0</sub> -F <sub>9</sub>	Output Port F
U <sub>0</sub> -U <sub>7</sub>	Output Port U
R <sub>0</sub> -R <sub>7</sub>	Output Port R
K <sub>4</sub>	Input Port for Condition Test
φ	Clock Input



FUNCTIONAL DESCRIPTION  
(CONT.)

Internal Registers

The Accumulator (ACC) is connected with the ALU and the carry flip-flop (C) and is able to perform either binary or decimal arithmetic by testing the decimal addition flip-flop (DAF) and the decimal subtraction flip-flop (DSF). Constants are loaded into the ACC as immediate data from ROM and variable data are loaded from or exchanged with RAM. The ACC is also connected with the temporary register (TR), the parallel I/O port S and the parallel input port K. The TR is an auxiliary register used for temporary storage of 4-bit data. The Q register is an 8-bit serial-in/parallel-out shift register designed for display digit strobing and generation of printer hammer triggers.

I/O Ports

The R port is an 8-bit parallel port that may be loaded from the Q register for digit strobing or loaded with the 4-bit TR and the 4-bit DPL for external RAM addressing. The U port is an 8-bit parallel port that is loaded with immediate data. It is usually used for outputting segment information for display and digit information for key scanning. The K port is a 4-bit input port that is usually used for key scan input. The K4 port is a single bit port that is testable by software. The S port is a 4-bit parallel I/O port that is typically used as the data bus to external RAM. The F port consists of ten discrete output lines that can be individually set or reset under program control.

Interrupt Ports

Two interrupt input lines, IA and IB, are available to accept an interrupt request when interrupts are enabled. IA has a higher priority level than IB. Thus when concurrent interrupts occur on both IA and IB only the IA interrupt is accepted and both are disabled. But a single IB interrupt disables only the IB interrupt and leaves IA enabled.

INSTRUCTION SET

The μCOM-42 has a powerful 72, 10-bit word, instruction set. All instructions are single words. There are a number of multi-function instructions which reduce the number of program steps. In addition, automatic data pointer modification, single word sub-routine calls and N-way branch capability all help improve operation speed and reduce ROM requirements. The μCOM-42 instruction set is summarized below.

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP
CMA	1	ACC ← (ACC)	
CIA	1	ACC ← (ACC) + 1	
INA	1/2	ACC ← (ACC) + 1	Carry = 1
DEA	1/2	ACC ← (ACC) - 1	Borrow = 1
RFC	1	C ← 0	
SFC	1	C ← 1	
DSM	1	Decimal Subtract Mode	
DAM	1	Decimal Add Mode	
AD	1/2	ACC ← (ACC) + [DP]	Carry = 1
ADC	1	ACC ← (ACC) + [DP] + (C)	
ADI	1/2	ACC ← (ACC) + I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	Carry = 1
LM	1	ACC ← [DP] DP <sub>H</sub> ← (DP <sub>H</sub> ) ∨ M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	
XM	1	(ACC) ← [DP] DP <sub>H</sub> ← (DP <sub>H</sub> ) ∨ M <sub>2</sub> M <sub>1</sub> M <sub>0</sub>	
XMI	1/2	(ACC) ← [DP] DP <sub>H</sub> ← (DP <sub>H</sub> ) ∨ M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> DPL ← (DPL) + 1	(DPL) = 8 or (DPL) = 0
XMD	1/2	(ACC) ← [DP], DP <sub>H</sub> ← (DP <sub>H</sub> ) M <sub>2</sub> M <sub>1</sub> M <sub>0</sub> , DPL ← (DPL) - 1	(DPL) = F or (DPL) = 7
LI	1	ACC ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	
LDI	1	DP ← I <sub>6</sub> -I <sub>0</sub>	
IND	1/2	DPL ← (DPL) + 1	(DPL) = 8 or (DPL) = 0
DED	1/2	DPL ← (DPL) - 1	(DPL) = F or (DPL) = 7
XDP	1	(DP) ← (DP)	
ZAG	1	000DPL ← (DP)	

6

**μCOM-42**

**INSTRUCTION SET**

MNEMONIC	CYCLES	DESCRIPTION	CONDITIONS FOR SKIP
XTA	1	(ACC) ← (TR)	
LTl	1	TR ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	
QS1	1	Q <sub>n+1</sub> ← Q <sub>n</sub> , Q <sub>0</sub> ← 1	
QS0	1	Q <sub>n+1</sub> ← Q <sub>n</sub> , Q <sub>0</sub> ← 0	
SB	1	[DP, B <sub>1</sub> , B <sub>0</sub> ] ← 1	
RB	1	[DP, B <sub>1</sub> , B <sub>0</sub> ] ← 0	
SBT	1/2	Skip if [DP, B <sub>1</sub> , B <sub>0</sub> ] = 1	B <sub>1</sub> B <sub>0</sub> = 1
SC	1/2	Skip if (C) = 1	(C) = 1
SEM	1/2	Skip if (ACC) = [DP]	(ACC) = [DP]
SEI	1/2	Skip if (ACC) = I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>	(ACC) = I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub>
SK4	1/2	Skip if K <sub>4</sub> = 1	K <sub>4</sub> = 1
JPT	1	PC ← (TR), P <sub>6</sub> -0	
JPA	1	PC <sub>6-4</sub> ← P <sub>6-4</sub> PC <sub>3-0</sub> ← P <sub>3-0</sub> V (ACC)	
JCP	1	PC <sub>6-0</sub> ← P <sub>6-0</sub>	
CAL	1	[STACK] ← (PC) PC ← 1000 P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	
RT	1	PC ← [STACK]	
RTS	2	PC ← [STACK] PC ← (PC) + 1	
EIA	1	Enable IA port	
DIA	1	Disable IA port	
EIB	1	Enable IB port	
DIB	1	Disable IB port	
OIU	1	U <sub>7-0</sub> ← I <sub>7-0</sub> R <sub>7-0</sub> ← (O <sub>7-0</sub> )	
ERO	1	Enable R port	
DRO	1	Disable R port	
OQR	1	R ← (Q)	
OTR	1	R <sub>7-4</sub> ← (TR), R <sub>3-0</sub> ← (DP <sub>L</sub> )	
SFS	1	S ← (ACC)	
RFS	1	S port Input Mode	
IS	1	ACC ← S	
IK	1	ACC ← K	
RF1	1	F <sub>1</sub> ← 0	
SF1	1	F <sub>1</sub> ← 1	
RF2	1	F <sub>2</sub> ← 0	
SF2	1	F <sub>2</sub> ← 1	
RF3	1	F <sub>3</sub> ← 0	
SF3	1	F <sub>3</sub> ← 1	
RF4	1	F <sub>4</sub> ← 0	
SF4	1	F <sub>4</sub> ← 1	
RF5	1	F <sub>5</sub> ← 0	
SF5	1	F <sub>5</sub> ← 1	
RF6	1	F <sub>6</sub> ← 0	
SF6	1	F <sub>6</sub> ← 1	
RF7	1	F <sub>7</sub> ← 0	
SF7	1	F <sub>7</sub> ← 1	
RF8	1	F <sub>8</sub> ← 0	
SF8	1	F <sub>8</sub> ← 1	
RF9	1	F <sub>9</sub> ← 0	
SF9	1	F <sub>9</sub> ← 1	
RF0	1	F <sub>0</sub> ← 0	
SF0	1	F <sub>0</sub> ← 1	
NOP	1	No Operation	

**μCOM-42 SINGLE CHIP MICROCOMPUTER**

**DESCRIPTION** The μPD548 is the only version of the μCOM-42. This PMOS, -10 volt part is designed to have TTL-level compatible inputs and was specifically designed for external RAM expansion. As a μCOM-42, it includes 1920 x 10 ROM, 96 x 4 RAM and 35 I/O lines in a 42 pin plastic dual-in-line package.

<b>ABSOLUTE MAXIMUM RATINGS*</b>	Operating Temperature . . . . .	-10°C to +70°C
	Storage Temperature . . . . .	-40°C to +125°C
	Supply Voltage V <sub>GG</sub> . . . . .	-15 to +0.3 Volts
	Input Voltages . . . . .	-40 to +0.3 Volts
	Output Voltages . . . . .	-40 to +0.3 Volts

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\*T<sub>a</sub> = 25°C

**DC CHARACTERISTICS** T<sub>a</sub> = -10°C to +70°C; V<sub>GG</sub> = -10V ± 10%

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input High Voltage	V <sub>IH</sub>	0		- 2.0	V	
Input Low Voltage	V <sub>IL</sub>	-4.3		V <sub>GG</sub>	V	
Output High Voltage	V <sub>OH1</sub>			- 3.0	V	I <sub>OH</sub> = -4 mA ①
Output High Voltage	V <sub>OH2</sub>			- 1.0	V	I <sub>OH</sub> = -1 mA (for S port outputs)
Input Leakage Current High	I <sub>LIH</sub>			+10	μA	V <sub>I</sub> = -1V
Input Leakage Current Low	I <sub>LIL</sub>			-30	μA	V <sub>I</sub> = -36V
Output Current High	I <sub>OH</sub>	-1.0			mA	V <sub>OH</sub> = -1V
Output Leakage Current Low	I <sub>LOL1</sub>			-30	μA	V <sub>O</sub> = -36V
Output Leakage Current Low	I <sub>LOL2</sub>			-10	μA	V <sub>O</sub> = -5V (for S port outputs)
Supply Current	I <sub>GG</sub>		-30	-60	mA	

Note: ① For R port, and when only 1 bit is ON (high level)

**AC CHARACTERISTICS** T<sub>a</sub> = -10°C to +70°C; V<sub>GG</sub> = -10V ± 10%, unless otherwise noted

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Clock Frequency	f <sub>φ</sub>	100		200	KHz	
Clock Pulse Width	t <sub>φw</sub>	2.25			μs	
Clock Rise-Fall Time	t <sub>r</sub> , t <sub>f</sub>			0.5	μs	


**6**

# μPD548


T<sub>a</sub> = 25°C; V<sub>GG</sub> = -10V ± 10%, unless otherwise noted.

## CAPACITANCE

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Capacitance, Any Input Except S	C <sub>I</sub>			15	pF	f = 1 MHz
Capacitance, Any Output Except S	C <sub>O</sub>			15	pF	
S Port Capacitance	C <sub>I0</sub>			15	pF	



## CLOCK WAVEFORM



## PACKAGE OUTLINE μPD548C

ITEM	MILLIMETERS	INCHES
A	56.0 MAX	2.2 MAX
B	2.6 MAX	0.1 MAX
C	2.54	0.1
D	0.5 ± 0.1	0.02 ± 0.004
E	50.8	2.0
F	1.5	0.059
G	3.2 MIN	0.126 MIN
H	0.5 MIN	0.02 MIN
I	5.22 MAX	0.20 MAX
J	5.72 MAX	0.22 MAX
K	15.24	0.6
L	13.2	0.52
M	0.3 ± 0.1	0.01 ± 0.004