

Am8080A/9080A

8-Bit Microprocessor

Distinctive Characteristics

- Plug-in replacements for 8080A, 8080A-1, 8080A-2
- High-speed version with 1μsec instruction cycle
- Military temperature range operation to 1.5μsec
- Ion-implanted, n-channel, silicon-gate MOS technology
- 3.2mA of output drive at 0.4V (two full TTL loads)
- 700mV of high, 400mV of low level noise immunity
- 820mW maximum power dissipation at ±5% power
- 100% reliability assurance testing to MIL-STD-883

GENERAL DESCRIPTION

The Am9080A products are complete, general-purpose, single-chip digital processors. They are fixed instruction set, parallel, 8-bit units fabricated with Advanced N-Channel Silicon Gate MOS technology. When combined with external memory and peripheral devices, powerful microcomputer systems are formed. The Am9080A may be used to perform a wide variety of operations, ranging from complex arithmetic calculations to character handling to bit control. Several versions are available offering a range of performance options.


The processor has a 16-bit address bus that may be used to directly address up to 64K bytes of memory. The memory may be any combination of read/write and read-only. Data are transferred into or out of the processor on a bi-directional 8-bit data bus that is separate from the address lines. The data bus transfers instructions, data and status information between system devices. All transfers are handled using asynchronous handshaking controls so that any speed memory or I/O device is easily accommodated.

An accumulator plus six general purpose registers are available to the programmer. The six registers are each 8 bits long and may be used singly or in pairs for both 8 and 16-bit operations. The accumulator forms the primary working register and is the destination for many of the arithmetic and logic operations.

A general purpose push-down stack is an important part of the processor architecture. The contents of the stack reside in R/W memory and the control logic, including a 16-bit stack pointer, is located on the processor chip. Subroutine call and return instructions automatically use the stack to store and retrieve the contents of the program counter. Push and Pop instructions allow direct use of the stack for storing operands, passing parameters and saving the machine state.

An asynchronous vectored interrupt capability is included to allow external signals to modify the instruction stream. The interrupting device may specify an interrupt instruction to be executed and may thus vector the program to a particular service location, or perform some other direct function. Direct memory access (DMA) capability is also included.

BLOCK DIAGRAM




MOS-155

ORDERING INFORMATION

Package Type	Ambient Temperature Specification	Minimum Clock Period			
		250ns	320ns	380ns	480ns
Hermetic DIP*	0°C ≤ T _A ≤ +70°C	AM9080A-4DC AM9080A-4CC	AM9080A-1DC AM9080A-1CC D8080A-1	AM9080A-2DC AM9080A-2CC D8080A-2	AM9080ADC AM9080ACC D8080A
Molded DIP		AM9080A-4PC	AM9080A-1PC P8080A-1	AM9080A-2PC P8080A-2	AM9080APC P8080A
Hermetic DIP	-55°C ≤ T _A ≤ +125°C			AM9080A-2DM	AM9080ADM AM8080A

*Hermetic = Ceramic = DC = CC = D-40-1.

Am8080A/9080A



INSTRUCTION SET INTRODUCTION

The instructions executed by the Am9080A are variable length and may be one, two or three bytes long. The length is determined by the nature of the operation being performed and the addressing mode being used.

The instruction summary shows the number of successive memory bytes occupied by each instruction, the number of clock cycles required for the execution of the instruction, the binary coding of the first byte of each instruction, the mnemonic coding used by assemblers and a brief description of each operation. Some branch-type instructions have two execution times depending on whether the conditional branch is taken or not. Some fields in the binary code are labeled with alphabetic abbreviations. That shown as *vvv* is the address pointer used in the one-byte Call instruction (RST). Those shown as *ddd* or *sss* designate destination and source register fields that may be filled as follows:

111	A register
000	B register
001	C register
010	D register
011	E register
100	H register
101	L register
110	Memory


The register diagram shows the internal registers that are directly available to the programmer. The accumulator is the primary working register for the processor and is a specified or implied operand in many instructions. All I/O operations take place via the accumulator. Registers H, L, D, E, B and C may be used singly or in the indicated pairs. The H and L pair is the implied address pointer for many instructions.

The Flag register stores the program status bits used by the conditional branch instructions: carry, zero, sign and parity. The fifth flag bit is the intermediate carry bit. The flags and the accumulator can be stored on or retrieved from the stack with a single instruction. Bit positions in the flag register when pushed onto the stack (PUSH PSW) are:

7	6	5	4	3	2	1	0
S	Z	0	CY1	0	P	1	CY2

where S = sign, Z = zero, CY1 = intermediate carry, P = parity, CY2 = carry.

REGISTER DIAGRAM



During Sync time at the beginning of each instruction cycle the data bus contains operation status information that describes the machine cycle being executed. Positions for the status bits are:

7	6	5	4	3	2	1	0
MEMR	INP	M1	OUT	HLTA	STK	\overline{WO}	INTA

STATUS DEFINITION:

INTA	Interrupt Acknowledge. Occurs in response to an Interrupt input and indicates that the processor will be ready for an interrupt instruction on the data bus when DBIN goes true.
\overline{WO}	Write or Output indicated when signal is low. When high, a Read or Input will occur.
STK	Stack indicates that the content of the stack pointer is on the address bus.
HLTA	Halt Acknowledge.
OUT	Output instruction is being executed.
M1	First instruction byte is being fetched.
INP	Input instruction is being executed.
MEMR	Memory Read operation.

INTERRUPT PROCESSING

When the processor interrupt mechanism is enabled (INTE=1), interrupt signals from external devices will be recognized unless the processor is in the Hold State. In handling an interrupt, the processor will complete the execution of the current instruction, disable further interrupts and respond with INTA status instead of executing the next sequential instruction in the interrupted program.

The interrupting device should supply an instruction opcode to the processor during the next DBIN time after INTA status appears.

Any opcode may be used except XTHL. If the instruction supplied is a single byte instruction, it will be executed. (The usual single byte instruction utilized is RST.) If the interrupt instruction is two or three bytes long, the next one or two processor cycles, as indicated by the DBIN signal, should be used by the external device to supply the succeeding byte(s) of the interrupt instruction. Note that INTA status from the processor is not present during these operations.

If the interrupt instruction is not some form of CALL, it is executed normally by the processor except that the Program Counter is not incremented. The next instruction in the interrupted program is then fetched and executed. Notice that the interrupt mechanism must be re-enabled by the processor before another interrupt can occur.

If the interrupt instruction is some form of CALL, it is executed normally. The Program Counter is stored and control transferred to the interrupt service subroutine. This routine has responsibility for saving and restoring the machine state and for re-enabling interrupts if desired. When the interrupt service is complete, a RETURN instruction will transfer control back to the interrupted program.

INSTRUCTION SET SUMMARY

Op Code [7][6][5][4][3][2][1]0	No. of Bytes	Clock Cycles	Assembly Mnemonic	Instruction Description	Op Code [7][6][5][4][3][2][1]0	No. of Bytes	Clock Cycles	Assembly Mnemonic	Instruction Description
DATA TRANSFER					ARITHMETIC				
01 d d d s s s	1	5	MOVr, r	Move register to register	10 0 0 0 s s s	1	4	ADDr	Add register to Acc
01 1 1 0 s s s	1	7	MOVm, r	Move register to memory	10 0 0 1 s s s	1	4	ADCr	Add with carry register to Acc
01 d d d 1 1 0	1	7	MOVr, m	Move memory to register	10 0 0 0 1 1 0	1	7	ADDm	Add memory to Acc
00 d d d 1 1 0	2	7	MVI, r	Move to register, immediate	10 0 0 1 1 1 0	1	7	ADCM	Add with carry memory to Acc
00 1 1 0 1 1 0	2	10	MVI, m	Move to memory, immediate	11 0 0 0 1 1 0	2	7	ADI	Add to Acc, immediate
00 1 1 1 0 1 0	3	13	LDA	Load Acc, direct	11 0 0 1 1 1 0	2	7	ACI	Add with carry to Acc, immediate
00 0 0 1 0 1 0	1	7	LDAX B	Load Acc, indirect via B & C	00 0 0 1 0 0 1	1	10	DAD B	Double add B & C to H & L
00 0 1 1 0 1 0	1	7	LDAX D	Load Acc, indirect via D & E	00 0 1 1 0 0 1	1	10	DAD D	Double add D & E to H & L
00 1 0 1 0 1 0	3	16	LHLD	Load H & L, direct	00 1 0 1 0 0 1	1	10	DAD H	Double add H & L to H & L
00 1 0 0 0 0 1	3	10	LXI H	Load H & L, immediate	00 1 1 1 0 0 1	1	10	DAD SP	Double add stack pointer to H & L
00 0 1 0 0 0 1	3	10	LXI D	Load D & E, immediate	10 0 1 0 s s s	1	4	SUBr	Subtract register from Acc
00 0 0 0 0 0 1	3	10	LXI B	Load B & C, immediate	10 0 1 1 s s s	1	4	SBBr	Subtract with borrow register from Acc
00 1 1 0 0 0 1	3	10	LXI SP	Load stack pointer, immediate	10 0 1 0 1 1 0	1	7	SUBm	Subtract memory from Acc
00 1 0 0 0 1 0	3	16	SHLD	Store H & L, direct	10 0 1 1 1 1 0	1	7	SBBm	Subtract with borrow memory from Acc
00 1 1 0 0 1 0	3	13	STA	Store Acc, direct	11 0 1 0 1 1 0	2	7	SUI	Subtract from Acc, immediate
00 0 0 0 0 1 0	1	7	STAX B	Store Acc, indirect via B & C	11 0 1 1 1 1 0	2	7	SBI	Subtract with borrow from Acc, immediate
00 0 1 0 0 1 0	1	7	STAX D	Store Acc, indirect via D & E	00 1 0 0 1 1 1	1	4	DAA	Decimal adjust Acc
11 1 1 1 0 0 1	1	5	SPHL	Transfer H & L to stack pointer					
11 1 0 1 0 1 1	1	4	XCHG	Exchange D & E with H & L					
11 1 0 0 0 1 1	1	18	XTHL	Exchange top of stack with H & L					
11 0 1 1 0 1 1	2	10	IN	Input to Acc					
11 0 1 0 0 1 1	2	10	OUT	Output from Acc					
CONTROL					STACK OPERATIONS				
01 1 1 0 1 1 0	1	7	HLT	Halt and enter wait state	11 0 0 0 1 0 1	1	11	PUSH B	Push registers B & C on stack
00 1 1 0 1 1 1	1	4	STC	Set carry flag	11 0 1 0 1 0 1	1	11	PUSH D	Push registers D & E on stack
00 1 1 1 1 1 1	1	4	CMC	Complement carry flag	11 1 0 0 1 0 1	1	11	PUSH H	Push registers H & L on stack
11 1 1 1 0 1 1	1	4	EI	Enable interrupts	11 1 1 0 1 0 1	1	11	PUSH PSW	Push Acc and flags on stack
11 1 1 0 0 1 1	1	4	DI	Disable interrupts	11 0 0 0 0 0 1	1	10	POP B	Pop registers B & C off stack
00 0 0 0 0 0 0	1	4	NOP	No operation	11 0 1 0 0 0 1	1	10	POP D	Pop registers D & E off stack
					11 1 0 0 0 0 1	1	10	POP H	Pop registers H & L off stack
					11 1 1 0 0 0 1	1	10	POP PSW	Pop Acc and flags off stack
BRANCH					LOGICAL				
11 0 0 0 0 1 1	3	10	JMP	Jump unconditionally	10 1 0 0 s s s	1	4	ANA r	And register with Acc
11 0 1 1 0 1 0	3	10	JC	Jump on carry	10 1 0 0 1 1 0	1	7	ANA m	And memory with Acc
11 0 1 0 0 1 0	3	10	JNC	Jump on no carry	11 1 0 0 1 1 0	2	7	ANI	And with Acc, immediate
11 0 0 1 0 1 0	3	10	JZ	Jump on zero	10 1 0 1 s s s	1	4	XRA r	Exclusive or register with Acc
11 0 0 0 0 1 0	3	10	JNZ	Jump on not zero	10 1 0 1 1 1 0	1	7	XRA m	Exclusive Or memory with Acc
11 1 1 0 0 1 0	3	10	JP	Jump on positive	11 1 0 1 1 1 0	2	7	XRI	Exclusive Or with Acc, immediate
11 1 1 1 0 1 0	3	10	JM	Jump on minus	10 1 1 0 s s s	1	4	ORA r	Inclusive Or register with Acc
11 1 0 1 0 1 0	3	10	JPE	Jump on parity even	10 1 1 0 1 1 0	1	7	ORA m	Inclusive Or memory with Acc
11 1 0 0 0 1 0	3	10	JPO	Jump on parity odd	11 1 0 1 1 1 0	2	7	ORI	Inclusive Or with Acc, immediate
11 0 0 1 1 0 1	3	17	CALL	Call unconditionally	10 1 1 1 s s s	1	4	CMP r	Compare register with Acc
11 0 1 1 1 0 0	3	17-11	CC	Call on carry	10 1 1 1 1 1 0	1	7	CMP m	Compare memory with Acc
11 0 1 0 1 0 0	3	17-11	CNC	Call on no carry	11 1 1 1 1 1 0	2	7	CPI	Compare with Acc, immediate
11 0 0 1 1 0 0	3	17-11	CZ	Call on zero	00 1 0 1 1 1 1	1	4	CMA	Complement Acc
11 0 0 0 1 0 0	3	17-11	CNZ	Call on not zero	00 0 0 0 1 1 1	1	4	RLC	Rotate Acc left
11 1 1 1 0 1 0	3	17-11	CP	Call on positive	00 0 0 1 1 1 1	1	4	RRC	Rotate Acc right
11 1 1 1 1 0 0	3	17-11	CM	Call on minus	00 0 1 0 1 1 1	1	4	RAL	Rotate Acc left through carry
11 1 0 1 1 0 0	3	17-11	CPE	Call on parity even	00 0 1 1 1 1 1	1	4	RAR	Rotate Acc right through carry
11 1 0 0 1 0 0	3	17-11	CPO	Call on parity odd					
11 0 0 1 0 0 1	1	10	RET	Return unconditionally					
11 0 1 1 0 0 0	1	11-5	RC	Return on carry					
11 0 1 0 0 0 0	1	11-5	RNC	Return on no carry					
11 0 0 1 0 0 0	1	11-5	RZ	Return on zero					
11 0 0 0 0 0 0	1	11-5	RNZ	Return on not zero					
11 1 1 0 0 0 0	1	11-5	RP	Return on positive					
11 1 1 1 0 0 0	1	11-5	RM	Return on minus					
11 1 0 1 0 0 0	1	11-5	RPE	Return on parity even					
11 1 0 0 0 0 0	1	11-5	RPO	Return on parity odd					
11 1 0 1 0 0 1	1	5	PCHL	Jump unconditionally, indirect via H & L					
11 V V V 1 1 1	1	11	RST	Restart					
INCREMENT/DECREMENT									
					00 d d d 1 0 0	1	5	INR r	Increment register
					00 1 1 0 1 0 0	1	10	INR m	Increment memory
					00 0 0 0 0 1 1	1	5	INX B	Increment extended B & C
					00 0 1 0 0 1 1	1	5	INX D	Increment extended D & E
					00 1 0 0 0 1 1	1	5	INX H	Increment extended H & L
					00 1 1 0 0 1 1	1	5	INX SP	Increment stack pointer
					00 d d d 1 0 1	1	5	DCR r	Decrement register
					00 1 1 0 1 0 1	1	10	DCR m	Decrement memory
					00 0 0 0 1 1 1	1	5	DCX B	Decrement extended B & C
					00 0 1 0 1 1 1	1	5	DCX D	Decrement extended D & E
					00 1 0 1 0 1 1	1	5	DCX H	Decrement extended H & L
					00 1 1 0 1 1 1	1	5	DCX SP	Decrement stack pointer

Am9080A/9080A

MAXIMUM RATINGS (Above which useful life may be impaired)

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
All Signal Voltages With Respect to V_{BB}	-0.3V to +20V
All Supply Voltages With Respect to V_{BB}	-0.3V to +20V
Power Dissipation	1.5W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

Part Number	T_A	V_{DD}	V_{CC}	V_{BB}	V_{SS}
Am9080A-XCC Am9080A-XPC D8080A-X P8080A-X	0°C to +70°C	+12V \pm 5%	+5.0V \pm 5%	-5.0V \pm 5%	0V
Am9080A-XDM M8080A	-55°C to +125°C	+12V \pm 10%	+5.0V \pm 10%	-5.0V \pm 10%	0V

No signal or supply voltage should ever be greater than 0.3V more negative than V_{BB} .

ELECTRICAL CHARACTERISTICS

over operating range (note 1)

Parameters	Description	Test Conditions	P8080A-X D8080A-X			Am9080A-XPC Am9080A-XCC			Am9080A-XDM M8080A			Units
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
V_{IL}	Input LOW Voltage		-1.0		0.8	-1.0		0.8	-1.0		0.8	Volts
V_{IH}	Input HIGH Voltage		3.3		$V_{CC}+1$	3.0		$V_{CC}+1$	3.0		$V_{CC}+1$	Volts
V_{ILC}	Input LOW Voltage, Clock		-1.0		0.8	-1.0		0.8	-1.0		0.8	Volts
V_{IHC}	Input HIGH Voltage, Clock	A-4				$V_{DD}-2$		$V_{DD}+1$				Volts
		A-1	9.0		$V_{DD}+1$	9.0		$V_{DD}+1$	$V_{DD}-2$		$V_{DD}+1$	
		A-2	9.0		$V_{DD}+1$	9.0		$V_{DD}+1$	$V_{DD}-2$		$V_{DD}+1$	
		A	9.0		$V_{DD}+1$	9.0		$V_{DD}+1$	$V_{DD}-2$		$V_{DD}+1$	
V_{OL}	Output LOW Voltage	$I_{OL} = 3.2mA$						0.40			0.40	Volts
		$I_{OL} = 1.9mA$			0.45							
V_{OH}	Output HIGH Voltage	$I_{OH} = -200\mu A$				3.7			3.7			Volts
		$I_{OH} = -150\mu A$	3.7									
$I_{DD(AV)}$	V_{DD} Supply Current, Average	Operating, Minimum Clock Period			-55°C					50	80	mA
					0°C			70		40	70	
					25°C		40		35	65	40	
					70°C				30	55	35	
					125°C						30	
$I_{CC(AV)}$	V_{CC} Supply Current, Average	Operating, Minimum Clock Period			-55°C					45	60	mA
					0°C			80		35	50	
					25°C		60		30	45	35	
					70°C				25	40	30	
					125°C						25	
$I_{BB(AV)}$	V_{BB} Supply Current, Average	Operating, Minimum Clock Period			1.0			1.0			1.0	mA
I_{IL}	Input Leakage Current	(Note 4)			± 10			± 10			± 10	μA
I_{CL}	Clock Leakage Current	$V_{SS} \leq V_{\phi} \leq V_{DD}$			± 10			± 10			± 10	μA
I_{DL}	Data Bus Current,	$V_{IN} \leq V_{SS} + 0.8V$			-100			-100			-100	μA
	Input Mode (Note 2)	$V_{IN} \geq V_{SS} + 0.8V$			-2.0			-2.0			-2.0	mA
I_{FL}	Address and Data Bus	$V_{A/D} = V_{CC}$			10			10			10	μA
	Leakage in OFF State	$V_{A/D} = V_{SS}$			-100			-100			-100	μA

CAPACITANCE

$f = 1.0MHz$, Inputs = 0V, $T_A = 25^\circ C$
 $V_{DD} = V_{CC} = V_{SS} = 0V$, $V_{BB} = -5.0V$

Parameters	Description	Typ.	Max.	Units
C_{ϕ}	Clock Input Capacitance	12	25	pF
C_I	Input Capacitance	4.0	10	pF
C_O	Output Capacitance	8.0	20	pF
$C_{I/O}$	I/O Capacitance	10	20	pF

Am8080A/9080A

SWITCHING CHARACTERISTICS over operating range (Note 9)


Am9080A-4 Am9080A-1 Am9080A-2 Am9080A

Parameters	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{DA}	Clock ϕ 2 to Address Out Delay	Load Capacitance = 100pF		125		150		175		200	ns
t _{DD}	Clock ϕ 2 to Data Out Delay			140		180		200		220	ns
t _{DI}	Clock ϕ 2 to Data Bus Input Mode Delay	(Note 5)		t _{DF}		t _{DF}		t _{DF}		t _{DF}	ns
t _{DS1}	Data In to Clock ϕ 1 Set-up Time	Both t _{DS1} and t _{DS2} must be satisfied	10		10		20		30		ns
t _{DS2}	Data In to Clock ϕ 2 Set-up Time		110		120		130		150		ns
t _{DC}	Clock to Control Output Delay	Load Capacitance = 50pF		100		110		120		120	ns
t _{RS}	Ready to Clock ϕ 2 Set-up Time		80		90		90		120		ns
t _H	Clock ϕ 2 to Control Signal Hold Time		0		0		0		0		ns
t _{IS}	Interrupt to Clock ϕ 2 Set-up Time		90		100		100		120		ns
t _{HS}	Hold to Clock ϕ 2 Set-up Time		100		120		120		140		ns
t _{IE}	Clock ϕ 2 to INTE Delay	Load Capacitance = 50pF		100		200		200		200	ns
t _{FD}	Clock ϕ 2 to Address/Data OFF Delay			100		120		120		120	ns
t _{DF}	Clock ϕ 2 to DBIN Delay	Load Capacitance = 50pF	25	110	25	130	25	140	25	140	ns
t _{DH}	Clock ϕ 2 to Data In Hold Time	(Note 5)	—	—	—	—	—	—	—	—	ns
t _{AW}	Address Valid to Write Delay	(Note 8)	—	—	—	—	—	—	—	—	ns
t _{DW}	Output Data Valid to Write Delay		—	—	—	—	—	—	—	—	ns
t _{KA}	Address Valid to Write Increment			90		110		130		140	ns
t _{KD}	Output Data Valid to Write Increment			130		150		170		170	ns
t _{WA}	Write to Address Invalid Delay		—	—	—	—	—	—	—	—	ns
t _{WD}	Write to Output Data Invalid Delay		—	—	—	—	—	—	—	—	ns
t _{HF}	HLDA to Address/Data OFF Delay		—	—	—	—	—	—	—	—	ns
t _{WF}	Write to Address/Data OFF Delay		—	—	—	—	—	—	—	—	ns
t _{KH}	HLDA to Address/Data OFF Increment			40		50		50		50	ns
t _{AH}	DBIN to Address Hold Time		0		—20		—20		—20		ns

NOTES:

- Typical values are at T_A = 25°C, nominal supply voltages and nominal processing parameters.
- Pull-up devices are connected to the Data Bus lines when the input signal is high during DBIN time. When switching the input from HIGH-to-LOW a transient current must be absorbed by the driving device until the input reaches a LOW level.
- Timing reference levels —
Clocks: HIGH = 8.0V, LOW = 1.0V
Inputs: HIGH = 3.3V, LOW = 0.8V
Outputs: HIGH = 2.0V, LOW = 0.8V
- Control inputs impress currents on the driving signal during HIGH-to-LOW transitions. Values shown are for logic high or logic low levels. Peak current during transition is as much as 2.0mA.
- Bus contention cannot occur and data hold times are adequate when DBIN is used to enable Data In. t_{DH} is the smaller of 50ns or t_{DF}.
- RESET should remain active for at least three clock periods.
- With interrupts enabled, the interrupted instruction will be one with an interrupt input stable during the indicated interval of the last clock period of the preceding instruction. Additional synchronization not necessary.
- t_{AW} = 2 t_{CY} - t_{D3} - t_r - t_{KA}
t_{DW} = t_{CY} - t_{D3} - t_r - t_{KD}
For HLDA Off: t_{WD} = t_{WA} = t_{D3} + t_r + 10ns
For HLDA On: t_{WD} = t_{WA} = t_{WF}
t_{HF} = t_{D3} + t_r - t_{KH}
t_{WF} = t_{D3} + t_r - 10ns
t_r = ϕ 2 rise time
- The switching specifications listed for the Am9080A, Am9080A-2, Am9080A-1 meet or exceed the corresponding specifications for the C8080A, C8080A-2, C8080A-1.

SWITCHING WAVEFORMS SUMMARY




This chart presents relative timing waveform relationships and does not show actual processor operating cycles.

MOS-157

Am8080A/9080A

Am8080A/9080A



CLOCK SWITCHING CHARACTERISTICS over operating range

Parameters	Description	Am9080A-4		Am9080A-1 D8080A-1		Am9080A-2 D8080A-2		Am9080A D8080A		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
tCY	Clock Period	250	2000	320	2000	380	2000	480	2000	ns
tr, tf	Clock Transition Times	0	15	0	25	0	50	0	50	ns
tphi1	Clock phi1 Pulse Width	50		50		60		60		ns
tphi2	Clock phi2 Pulse Width	120		145		175		220		ns
tD1	phi1 to phi2 Offset	0		0		0		0		ns
tD2	phi2 to phi1 Offset	50		60		70		70		ns
tD3	phi1 to phi2 Delay	50		60		70		80		ns

