

## Technology Overview

### Features

#### Ultra High Performance

- 1GHz clock rate

#### Rapid Time-to-Market

- Fast design cycle, no timing closure
- Extensive pre-coded application libraries
- Off-the-shelf field programmable

#### Lowest Cost-to-Market

- Fast design cycle
- Inexpensive development tools
- No ASIC mask or tooling charges

#### Longest Time-in-Market

- Reprogrammable device
- Ability to be modified in system to meet standards changes

#### High Functional Density

- Performance density >5x FPGA

#### Simplified Design Process

- No gate level synthesis, no layout timing closure

#### Low Unit Cost Compared to FPGA

## MathStar FPOA Architecture

*A New Approach to High Throughput, Scalable, and Reprogrammable Design*

### Overview


MathStar's Field Programmable Object Array (FPOA™) is a new approach to a reprogrammable platform that offers unheralded performance advantages. FPOA products are large parallel heterogeneous arrays with 1GHz internal clock speed, flexible I/O interconnect, and powerful high-level software tools. Initial products are aimed at multi-gigabit line rate processing and high-performance DSP applications.

### Why Reprogrammable?

Transistor density is increasing at a tremendous rate as the industry marches toward 90 and 65nm technologies. Often, the processing potential of these technologies remains locked due to prohibitively high-development complexity, time, and cost. Currently, ASIC development costs in 0.13μm can reach as high as \$10M[1]. While traditional microprocessor and Field Programmable Gate Array (FPGA) based designs avoid these high Non-Recurring Engineering (NRE) expenses, the overhead required creates a significant performance and area penalty leading to high unit cost. In certain cases, such as multi-gigabit line rate communications processing, performance constraints render these solutions untenable.

To fill the void, MathStar created the FPOA using our NoMASK™ technology. These application-targeted arrays minimize design time and NRE cost while improving overall performance and reducing per-chip cost. Reprogrammable silicon arrays provide the additional benefit of allowing vendors to begin design before specifications (standards) are finalized, allowing changes to be made through software upgrades. The FPOA time-to-market and time-in-market provide significant advantages over custom silicon. Commercial reprogrammable platforms are now poised to bring substantial value to the marketplace.

Initial design work indicates performance density to be greater than five times that of FPGAs. This density advantage means that designs implemented in FPOAs can go to high volume production and provide a cost effective solution for years.



Field Programmable Object Array (FPOA™): Massively parallel processor arrays with 1 GHz internal clock frequency and flexible high-bandwidth I/O.

Silicon Object™: Each individual element found in the FPOA™ is called a Silicon Object™.

NoMASK™ MathStar technology with no fabrication cycles, no physical timing to close and no expensive mask costs to pay.

NoGATES™ MathStar technology with no gate level synthesis and no timing closure.



[1] EE Times, "ASIC Slump Slows Transition to 130nm Technology." October 25, 2002.

## The Architecture

The Field Programmable Object Array or (FPOA) is a heterogeneous medium-grained array composed of hundreds of individual processing elements. Each element is called a Silicon Object™. Within the array, the data path and control path are loosely coupled, yet independently configured. The data path is 16 bits wide while the control path is bit-wise granular. Multiple objects can be utilized to create wider data paths. Each Silicon Object has its own program and data memories and operates without the aid of global control.

## Silicon Objects

There are five Silicon Object types within the common Silicon Object array structure: the Arithmetic Logic Unit (ALU), the Content Addressable Memory (CAM), the Cyclic Redundancy Check (CRC), the Multiply Accumulator (MAC), and the Register File (RF). In addition to these five Silicon Object types, RAM memory resources are distributed in the array. The function and ratio of these different Silicon Objects are chosen based on detailed study of applications space for the product offerings.




## Communication

Communication between Silicon Objects is primarily Nearest Neighbor, with our patent pending Party Line™ technology available to communicate longer distances. Objects are allowed to change communication patterns on a per-clock basis. Each ALU Silicon Object has a program memory of eight instructions that contain both operation and communication directions. The instructions are loaded at power up and can be reconfigured by the host system. Intelligent scheduling and routing tools deterministically allocate instructions to each object before run-time. The control path guides program execution while data is moved and operated upon via the 16-bit data path. From this view, instructions are the mechanisms that tie the independent control and data paths together within the array.

Using these object types and communications infrastructure, MathStar fabricates arrays of hundreds, to thousands, of objects. These arrays are matched with I/O and libraries to enable rapid custom designs

<b>Silicon Object Types</b>	<b>Benefits</b>
ALU <ul style="list-style-type: none"> <li>• 16-bit add/sub, shift/rotate, AND/OR/XOR <ul style="list-style-type: none"> <li>- Cascade larger words via status bit (SB)</li> </ul> </li> <li>• Eight configured instructions per object</li> <li>• 4-way branch, conditional execution, data pass <ul style="list-style-type: none"> <li>- Configurable to follow control bits</li> </ul> </li> </ul>	Flexible general purpose processor that can be cascaded for massive parallelism. Data and control processing State machines
Truth Function <ul style="list-style-type: none"> <li>• Four 4:1 lookup tables</li> <li>• Shared object with ALU</li> </ul>	Used to implement arbitrary control functions.
MAC <ul style="list-style-type: none"> <li>• 16x16 single clock cycle multiplier</li> <li>• 40-bit accumulator <ul style="list-style-type: none"> <li>- Up to 256 MACs before Overflow/Saturation</li> </ul> </li> </ul>	Supports DSP functions including high performance FFTs and FIRs. Cascade with ALUs for wider multiplications.
RF <ul style="list-style-type: none"> <li>• 320 Bytes</li> <li>• Configurable 20 or 40-bit data.</li> <li>• Two operational modes <ul style="list-style-type: none"> <li>- Dual-ported RAM, single-cycle access</li> <li>- Single-cycle FIFO</li> </ul> </li> </ul>	Data buffering, FIFOs, constants, queue memory and link lists
CRC <ul style="list-style-type: none"> <li>• Single-cycle CRC-32 and CRC-16</li> </ul>	Reconfigurable CRC unit for data integrity checking. Supported applications include Hyper Transport, RapidIO and PCI Express.
CAM <ul style="list-style-type: none"> <li>• Sixteen 20-bit patterns with wildcards</li> <li>• 20-bit result</li> <li>• Output feedback</li> </ul>	Variable width bit-field parsing and implementing state machines
Internal Block RAM (IRAM) <ul style="list-style-type: none"> <li>• 1024 x 76b (9KB)</li> </ul>	Internal data buffering



<b>I/O Features</b>	<b>Benefits</b>
<p>DDR Memory Controller</p> <ul style="list-style-type: none"> <li>• 250 MHz DDR, support for RDRAMII, DDRII SRAM and ΣSRAM</li> <li>• 36-bit datapath yielding 2.25GBps peak bandwidth per controller</li> <li>• Controllers can be cascaded to scale bandwidth</li> </ul>	<p>Memory subsystem to support high speed protocol and DSP applications.</p>
<p>High Speed Parallel I/O</p> <ul style="list-style-type: none"> <li>• 50Gbps peak aggregate bandwidth</li> <li>• Two modes of operation <ul style="list-style-type: none"> <li>- 8/16 bit LVDS (800 MHz DDR - 1600 MT/s and Configurable bit/byte skew)</li> <li>- 32 -bit, 250MHz SDR HSTL (1.5V or 1.8V Class I)</li> </ul> </li> </ul>	<p>Compatible with Industry standard interfaces including SPI4.2, HyperTransport, RapidIO.</p>
<p>High Speed Serial (SerDes)</p> <ul style="list-style-type: none"> <li>• 1-4.25Gbps</li> <li>• Programmable pre-emphasis, transmit voltage, termination, equalization</li> <li>• Integrated 8B/10B and 64/66 encoders/decoders</li> <li>• Programmable link aggregation for 1-32 lanes</li> </ul>	<p>Compatible with Industry standard interfaces including PCI Express, Serial RapidIO, XAUI, Fibre Channel, and Gigabit Ethernet.</p>
<p>General Purpose IO</p> <ul style="list-style-type: none"> <li>• LVCMOS - 2.5V, 3.3V tolerant</li> <li>• Highly programmable clocking <ul style="list-style-type: none"> <li>- Generate output clocks from core</li> <li>- Source Synchronous input or output</li> </ul> </li> </ul>	<p>Compatible with Industry standard interfaces including PCI and SPI3.</p>

## Contact Us...

### Corporate Headquarters

5900 Green Oak Drive  
Minneapolis, MN 55343  
P: 952.746.2200

### Sales Office

1901 Wright Place  
Carlsbad, CA 92008  
P: 760.602.5250

### Website

info@mathstar.com  
www.mathstar.com