MELPS 41/42 MICROCOMPUTERS

5

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


DESCRIPTION

The M58494-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology in a 72-pin plastic flat package. It has a 4096-word by 10-bit mask-programmable ROM and a 32-word by 4-bit RAM. RAM capacity can be expanded to as much as 4096 words by 4 bits by directly connecting generally available CMOS RAMs.

The device is designed for application where the low power dissipation of CMOS is essential.

FEATURES


•	Basic machine instructions 92
•	Basic instruction execution time
	(at 455kHz clock frequency) 8.8μs
•	Large memory capacity:
	ROM 4096-word x 10-bit
	Internal RAM 32-word x 4-bit
	External RAM 4906-word x 4-bit (max)
•	Single 5V power supply
•	Saving of last data pointer 4-level
•	Subroutine nesting
•	Internal timer: Timer 1 14-bit
	Timer 2 4-bit
•	Internal event-counter 4-bit
•	I/O port for external RAMs (all three-state)
	Address (port A) 12-bit
	Control signals (R/W, OD) 2-bit
	Data I/O (port D) 4-bit
•	General-purpose registers 32-bit
•	I/O port (port Q) 8-bit
•	I/O port (port R) 4-bit x 2



Output port (port U, three-state output) 4-bit Event-counter input (port EC) 1-bit Interrupt function (priority interrupt type) 4-factor, 1-level

APPLICATIONS

- Electronic cash registers, electronic calculators (with printer and/or programmable)
- Office machines, intelligent terminals, data terminals
- Sewing machines, knitting machines, etc.



Outline Specifications of M58494-XXXP

	Item		Performance
Number of basic instruction	ons		92
Execution time of basic in	structions		8.8µs (at V _{CC} = 5V, f = 455kHz)
Clock frequency			100~455kHz
	ROM		4096 words × 10 bits
Memory capacity	RAM (built-in)		32 words × 4 bits
	RAM (external)		4095 words × 4 bits (max.)
	Address (port A)		12 bits x 1 (3 states)
Input/output port	Control signal (port	OD and R/W)	2 bits (3 states)
for external RAM	Data bus (port D)		4 bits x 1 (3 states)
		Input	8 bits x 1
	Q	Output	8 bits x 1
		Input	4 bits x 2
	R	Output	8 bits x 1
Input/output port	S	Output	8 bits x 1
πρατ/σατρατ μοττ	Т	Output	8 bits x 1
	DATA	Serial data	1 bit (input/output port)
	CLK	Synchronizing pulse	1 bit (input/output port)
	U	Output	4 bits x 1 (3-state)
	EC	Input	1 bit
Subroutine nesting			12 levels
Interrupt request			4 factors 1 level
Saving of data pointer			4 levels
Clock generation circuit			Built-in (oscillation reference element is outside)
Ports input/output	Absolute maximum ra	ating voltage	Vcc
characteristics	Input/output charact	erstics	Interchangeable with CMOS logic series
Power supply voltage	Vcc		5V (nominal)
- Ower suppry vortage	V _{SS}		0 V
Element structure			CMOS
Package			72-pin plastic molded flat package
Power dissipation			5 mW (at V _{CC} = 5V, f = 455kHz)



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

PIN DESCRIPTIONS

Pin	Name	Input or output	At reset	Function
XIN	Source oscillation clock input	Input	_	Incorporates the clock oscillation circuit, for setting of the oscillation frequency. The oscillation reference device such as a ceramic filter for IF is connected between $X_{\rm IN}$ and $X_{\rm OUT}$. When an
X _{OUT}	Source oscillation clock output	Output	-	external clock is used, connect the clock oscillation source to the $X_{\mbox{\scriptsize IN}}$ pin and leave the $X_{\mbox{\scriptsize OUT}}$ pin open.
RESET	Reset signal	Input		Resets the program counter PC and mode registers, and performs the reset initiation of the related input ports and output ports. For input/output ports, refer to the column for "At reset" of this table.
INTA	Interrupt request signal A	Input	Disable	Input signals for interrupt request. Request is accepted on the rising edge of the signal. Besides these external input signals, the interrupt requests. T from timer 2/event counter are also received in the relative order RESET $>$ INT _A $>$ INT _T $>$ INT _B . Since the interrupt requests are held at
INTB	Interrupt request signal B	Input	Disable	each latch, there will be none undetected.
EC	Event counter input	Input	_	The input signal for the event counter, which program $2^{0}\sim 2^{4}$ events of the event mode. This value is set as an initial value and countdown starts from this value to reach F_{16} , which then generates interrupt request signal $\dot{I}NT_{T}$.
A ₀ ~A ₁₁	Address output port A	Output	Floating	The address signal for main memory (RAM) externally connected, in the form of a 3-state output. At MM mode where external memory is used the data of the data pointer DP is read out directly. In SM mode where internal memory (RAM) is used, the data of the data pointer Y immediately before switching to MM mode is transferred to the auxiliary latch (4 bits) prior to read-out. However, the lower 8 bits of the address signal $(A_0 \sim A_7)$ are not affected by this mode, since data pointers X and Z are not related to latch operation.
D ₀ ~D ₃	Data input/output port D	Input/ output	Floating	A 3-state input/output port to execute data transfer in 4-bit units to/from an externally connected main memory (RAM). Switching of input-output is made automatically by instruction.
OD	External RAM read signal	Output	Floating	The output port is 3-state and the read signal generated at the data input cycle is in the externally connected main memory(RAM). During a read cycle, it becomes automatically set to low-level.
R/W	External RAM write signal	Output	Floating	The output port is 3-state and the write signal generated at the data write cycle is in the externally connected main memory (RAM). During a write cycle, it is automatically set to low-level.
U ₀ ~U ₃	Output port U	Output	Floating	The output port enables 3-state setting per 1-bit unit. The 3-state condition is modified by the data content of register B, and the data of register A is output. The output setting of port U, however, is made either by instruction SU unconditionally or by the instruction TPRA or TPRN, which transfers the data of the general-purpose register to ports Q, R, S and T.
Q ₀ ~Q ₇	Input/output port Q	Input/ output	Input	The input/output port for 8-bit data transfer to/from register Q. Register Q enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value (8-bit) of the immediate field of the ROM to register Q. Port Q data can be transferred to registers A and B as an input signal of 8 bits.
R ₀ ~R ₇	Input/output port R	Input/ output	Input	The input/output port for 8-bit data transfer to/from register R. Register R enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value (8-bit) of the data field of the ROM to register R. When port R is used as the input signal of a 4-bit unit, the data, 4 bits each can be transferred to register B.
S ₀ ~S ₇	Output port S	Output	Low-level	The output port that enables 8-bit data transfer to/from register S. Register S enables data transfer between register A and register B. By instruction OPI, this port also functions to load the value (8-bit) of the data field of the ROM to register S.
T ₀ ~ T ₇	Output port T	Output	Low-level	The output port for 8-bit data transfer to register S. Register T enables data transfer between register A and register B. By instruction OPI, this also functions to load the value (8-bit) of the immediate field of the ROMto register T.
DATA	Serial data port	Input/ output	Floating	The input/output port normally is floating to handle the serial data of the 32-bit general-purpose register. At output mode data of the least significant bit of the general purpose register (the least significant bit of register T) is read out, and at the input mode, the input is to the most significant bit of the general-purpose register (the most significant bit of register O).
CLK	Serial data shift clock signal	Input/ output	Floating	The input/output port is normally floating to generate a shift clock pulse synchronized with the above serial data port. At output mode a shift clock pulse synchronized with the data transmission is generated and at the input mode, a shift pulse synchronized with the rate of data receiving is applied.



BASIC FUNCTIONAL BLOCKS AND THEIR OPERATIONS

Program Memory ROM

The ROM stores 32-pages by 128 words of program and its addressing is performed by a program counter. The program counter consists of a 7-bit binary sequential counter and a 5-bit page register.

Program Counter PC

The ROM is composed of 32 pages of 128 words, and when program execution completes instruction at address 127, the binary counter is set to 0 and the next page is automatically incremented in the page-designation register.

The 12-bit contents of the program counter PC can be saved for up to 12 levels in the fixed stack area of the external main memory (RAM). In the execution of instructions BM and BMA, control can be returned to a former routine by storing the contents of the program counter before branching, in the execution of instructions RT, RTS, and RTI.

Register P

In the page register, the contents of register P are loaded by instructions BL, BA, BM and BMA. Instruction BMAB branches unconditionally to the address derived by using the contents of register A for the low-order 4-bits of the 12-bit PC, those of register B for the middle 4-bits, and those of the upper 4-bits of the 5-bit register P for the upper 4-bits, and then executes the instruction OPI of the branch, and simultaneously returns automatically.

Stack Pointer SP

A stack of 12 levels is provided for saving of the program counter PC in the fixed address area within the external main memory (RAM), and the contents of the stack pointer are used during addressing. The contents of the stack pointer are incremented by an interruption or in the execution of instructions BM and BMA, and are decremented in the execution of instructions RT, RTS and RTI.

Data Memory RAM

The internal RAM is used to store data in the form of two files each consisting of 16 words by 4 bits. The external RAM can be expanded up to 4096 words by 4 bits. These addresses are designated by a 12-bit data pointer. The contents of the data pointer can be saved for up to 4 levels in the stack region (fixed region in the external RAMs) by execution of a special instruction. The external RAM can be easily expanded without any extra interface circuits by connecting a 12-bit address signal, the 2-bit RAM control signal and the 4-bit data input/output signal. These signals can address external RAMs for up to 4096 x 4-bit words,

thus incrementing the basic external minimum RAM organization of 256 x 4-bit words.

Data Pointer DP

This is a register of 12 bits addressing memory, being composed of registers X, Y, and Z, having 4 bits each. Register X address 16 files, each of which comprises 16 words. Register Y address data of 16 files (a file comprises 16 words). Register Z permits address specification such that data memory may be extended up to maximum of 16 sets of 4096 words by 4 bits, where one unit comprises 16 files (256 words by 4 bits).

Since the address of the external main memory (4096 words by 4 bits maximum) and the internal scratch-pad memory (32 words by 4 bits) are designated identically, the external main memory is selected by instruction MM, and the internal scratch-pad memory by instruction SM.

The contents of DP can be saved for up to 4 levels in the fixed stack region of the external main memory. This pointer is saved during the execution of instruction SDP, and is restored by instruction LDP.

When the data pointer stack is not used, the entire stack may be used as a program counter stack.

Regi	ster X						F	ile	de	sign	nati	on_						
Regis	ter Y	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F	
	0														PCL	PCM	РСн	1
	1																	
	2																	
designation	3																	levels)
	4																	<u>6</u>
	5																	2
	6														L			stack (12
	7			L											L	L		sta
	8										L							PC
Address	9			_										_		L		1
Αqα	Α																	
	В		_												L			J
	С												L.	_	Υ	Х	Z) × @
١.	D							L							L			stac
	E											L			L	L.		DP stack (4 levels)
	F												ļ_					J 🗅 🦭

Fig. 1 External basic main memory (Z = 0) and RAM map

Table 1 Address designation of data pointer stack

	Value' of data field during execution of instructions SDP and LDP						
11	10	by register Y)					
0	0	С					
0	1	D					
1	0	E.					
1	1	F					



Accumulator (Register A), Carry Flag CY

Register A is an accumulator forming the central unit of a 4-bit-wide microcomputer. Data processing operations such as arithmetic, data transfer, data exchange, data conversion, input/output, etc. are executed principally with this register.

The carry flag CY stores the carry or borrow from the most significant bit of the arithmetic unit in the execution of specific arithmetic instructions, and is available for multipurpose uses as a one-bit flag.

Auxiliary Register (Register B)

Register B is composed of four bits. It is employed for bit operating functions, temporary memory of four-bit data and transfer of eight-bit data when coupled with register A, etc.

Four-Bit Arithmetic Logic Unit (ALU)

This unit carries out four-bit arithmetic and logical functions, and is composed of a four-bit adder and a logic circuit associated with it. It carries out addition, complement conversion, logic arithmetic comparison, arithmetic comparison, bit processing, etc.

General-Purpose Registers Q, R, S, and T

These general-purpose registers comprise a set of four 8-bit shift registers. When using combinations of functions such as serial input, serial output, parallel input and parallel output, by properly selected instructions, they are employed for data transfer between register A and register B, data transfer between output ports or input/output ports, data storage of the data field of the ROM value (8 bits), transmission of internal serial data, receiving of external serial data, etc.

Table 2 Relationship between input/output address N and general-purpose registers

Input/output address	Immediate data N instructions BMABT	in execution of the NAB TPRN and TRPN	General- purpose
N	. 11	I ₀	register to be selected
0	0	0	Register Q
. 1	0	1	Register R
2	1	0	Register S
3	1	1	Register T

Instruction OPI loads one of the four general-purpose registers selected by the input/output address N with the value (8 bits) of the data field. The input/output address N is latched with the contents of the lower 2 bits of the data field in the execution of the instructions BMAB, TNAB, TABN, TPRN and TRPN and determines the register which loads data in the execution of the instruction OPI.

When the general-purpose registers are used as a single 32-bit shift register, four kinds of modes as shown in Table 3 can be set by instruction SMR1.

Mode Register

The mode register is composed of 8 bits, and can select operation modes and functions, etc. of the associated input port or output port by setting or resetting the mode flag corresponding to a bit in register A.

The mode setting by the instruction SMR is shown in Table 4.

The mode setting by instruction SMR1 is shown in Table 5.

Interrupt Function

This microcomputer has a hardware interrupt function for four conditions by one-level. The interrupt requests comprise: the RESET signal; the interrupt request signals INT_A and INT_B as external signals; and the interrupt request signal INT_T by the internal event counter.

The fixed addresses to be jumped to and the priority order of four factors in the interrupt request are defined as follows:

- (1) In case of by reset signal RESET page 0, address 0
- (2) In case of interrupt signal INTA page 0, address 2
- (3) In case of interrupt signal INT $_{T}$ page 0, address 8
- (4) In case of interrupt signal INT_B page 0, address 4

A RESET signal restores the hardware to the initial state, independent of any current instruction.

In an interrupt enable state, the interrupt is accepted at the rising edge of interrupt request signals INT_A and INT_B . When an interruption is requested in an interrupt disable state, the interrupt is not executed. If the interrupt disable state is removed thereafter and a corresponding interrupt enable instruction is executed, the interrupt routine will be

Table 3 Mode setting by instruction SMR 1; when the general-purpose registers are employed as a 32-bit shift register

	SDM	0	0	1	1	
Mode flag	RVM	0	1	0	1	
DATA pin		Input	Output	Output	Output	
CLK pin		Floating	Input (rising edge trigger)	Output (gernated by timer 2)	Output (generated by shift instruction)	
0.15	SST, RST	Immediate field data	O input independent of	Immediate field data	Immediate field data	
Shift data input	IST	DATA pin output	executable instruction	DATA pin output	DATA pin output	
Shift clock pulse		Instructions SST, RST IST	CLK input	Instructions SST, RST, IST	Instructions SST, RST, IST	
Transmission receiving		Receiving (only in instruction IST)	Transmission	Transmission	Transmission	

executed immediately because the interrupt request has been held in the latch. The current interrupt request, held in a latch during the interrupt disable state, is reset by the interrupt disable instruction.

When two and more interrupt requests of four factors occur simultaneously, the interrupt processing is by order

of the highest priority routine. The interrupt request of lower priority order is held in the corresponding latch in an interrupt disable state. When the interrupt disable state is removed by the interrupt enable instruction (after completion of the interrupt process of upper priority order), the interrupt request of next lower priority is initiated.

Table 4 SMR mode setting

Bits of register A	Mode flag (contents of register A are stored)	Status	Function	Mode flag at reset
		0	Port Q is used as an 8-bit input port	
Α ₀	IMQ	1	Port Q is used as an 8-bit output port	0
	LCD	0	For output port U, only instruction cat set port U.	
A 1		1	For output port U, instructions TPRN and TPRA for port Q, R, S and T can also set port U.	0
	11404	0	Port R ₁ is used as a 4-bit input port	
A ₂	IMR1	1	Port R ₁ is used as a 4-bit output port	0
А3	1100	0	Port R ₂ is used as a 4-bit input port	
	IMR2	1	Port R ₂ is used as a 4-bit output port	0

Table 5 SMR 1 mode setting

Bits of register A	Mode flag (contents of register A are stored)	Status	Function	Mode flag at reset		
		0	Event mode, event counter is used with EC input.			
Α0	ТММ	1	Timer mode, event counter is used in combination with timer 2.	0		
	חר		All signals ($A_{11}\sim A_0$, $D_3\sim D_0$, OD and R/W) for external main memory . (RAM) are put in floating.			
A ₁	БГ	1	All signals (A ₁₁ \sim A ₀ , D ₃ \sim D ₀ , OD and R/W) for external main memory (RAM) are activated.	0		
^	RVM	0	When the general-purpose registers are used as a 32-bit shift register,	0		
A ₂	HVIVI	1	functions of transmission/receiving, terminals DATA and CLK are employed	0		
Α3	CDM		properly by RVM, SDM flags. For further details, refer to explanation of the	0		
	SDM	1	general-purpose register.	"		

Timers and Event Counter

This block is composed of a 14-bit timer 1, a 4-bit timer 2 and a 4-bit event counter.

Timer 1 is a standard timer that continuously counts the frequency X_{lN} , divided by fourteen. The timer performs accurate counting and the period is given by the following formula:

(Fundamental output frequency
$$X_{IN}$$
) x 2^5 (TM_L) x 2^4 (TM_M) x 2^5 (TM_H) = cycle time of timer 1

By the continuous use of instructions TATM and TBTM, the contents of TM_M are stored in register B, the contents of the lower 4 bits of TM_H in register A, and the high-order bit of TM_H in carry flag CY, respectively. The contents of timer 1 can be accessed. Instruction




Fig. 2 Outline of timer 1 configuration

RTM clears the contents of timer 1 and resets it to 0.

Timer 2 is composed of a 4-bit counter and a 4-bit latch. The contents of register A are stored as the starting value in the latch and the counter by an STM instruction, whereupon counting down starts in synchronization with each machine cycle. When the contents of the counter become F during countdown, the pre-programmed starting value is restored in the counter from the latch.




Fig. 3 Outline configuration of timer 2 and event counter

The cycle period of timer 2 is given by the following formula:

Machine cycle x $[1 + (2^0 \sim 2^4)]$

Where the timer mode is set by SMR1 instruction, timer 2 is connected to the event counter. Every time the contents of timer 2 become F the event counter counts down once. For the event counter, the contents of register A can be stored in the counter and used as a starting value by using instruction SEC.

When the event mode is set using instruction SMR1, the event counter is counted down by sensing the rising edge of external event counter input EC.

In both timer mode and event mode, the event counter is counted down from a starting value, and an interrupt request signal is generated when the contents become F.

The time necessary for INT_T generation from the starting value is given by the following formulas:

Timer mode

Machine cycle x $[1 + (2^0 \sim 2^4)]$ x $(2^0 \sim 2^4)$ Event mode

EC input period x (2°~24)

Reset Function

Applying a low-level input to the RESET input pin for 3 machine cycles or more causes the reset state. Power-on reset is provided by such circuit as shown in Fig. 4.




Fig. 4 Power-on reset circuit

Clock Generation Circuit

Clock pulses are easily generated by connecting an external IF ceramic filter between the pins $X_{\rm IN}$ and $X_{\rm OUT}$. An example of such as circuit is shown in Fig. 5. If the clock signal is to be supplied from an external source, the clock source should be connected to pin $X_{\rm IN}$, leaving the $X_{\rm OUT}$ pin open. An example of such circuit is shown in Fig. 6.




Fig. 5 External oscillation element connections




Fig. 6 Exteranl clock input circuit (Note 1)

Note 1. Low and high input levels should be set such that input level = 0 \sim 0.8V Output level = $V_{CC} \sim (V_{CC} - 0.8)_V$ and such that the duty cycle is 40 to 60% with respect to the X_{IN} input.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS

MACHINE INSTRUCTIONS									
Clas- sifi-	Symbol	Code 1918 17161514 13121110 00 1000 0010	16 mai	No. of words	No. of cycle	Function	Skip conditions	Flag CY	
cation			notation	<u> </u>			<u> </u>		
- 1	MM	00 1000 0010	082	1	1	(MF)←1, Selects external main memory	_	1-	
į	SM	00 1000 0000	080	1	1	(MF)←0, Selects internal scratch-pad memory	_		
i	LY y	01 1000 уууу	18y	1	1	$(Y)\leftarrow y$, where $y=0\sim 15$	Consecutively described	ı	
ŀ	LX x	01 1011 xxxx	1Bx	1	1	$(X)\leftarrow x$, where $x=0\sim 15$	Consecutively described	ı) — J	
	LZ z	01 1010 zzzz	1Az	1	1	$(Z)\leftarrow z$, where $z=0\sim 15$	Consecutively described	_	
1	INY	00 0111 1100	07C	1	1	$(Y)\leftarrow (Y)+1$	(Y) = 0		
	DEY	00 0111 1000	078	1	1	(Y)←(Y) - 1	(Y)=15	_	
ess	TAY	00 0010 0000	020	1	1	(A)←(Y)		1_1	
gg	TAX	00 0010 0010	022	1.	1	(A)←(X)	_	1_1	
RAM address	TAZ	00 0010 0011	023			(A)←(Z)			
œ	1		1	1	1				
	TYA	00 0100 0000	040	1	1	(Y)←(A)	_	_	
	TXA	00 0100 0010	042	1	1	(X)←(A)	_	1-1	
	TZA	00 0100 0011	043	1	1	(Z)*(A)	_		
	SDP j	00 0111 01jj	074	1	3	$(Mj) \leftarrow (DP)$, where $j = 0 \sim 3$	_	-	
			j						
	LDP j	00 1111 01jj	OF4	1	3	$(DP)\leftarrow (Mj)$, where $j=0\sim 3$	_		
			j						
	TSM	00 1011 1100	овс	1	1	$(SM(DP)) \leftarrow (MM(DP))$	_		
	TSMI	00 1111 1100	OFC	1	1	$(SM(DP)) \leftarrow (MM(DP)), (Y) \leftarrow (Y) + 1$	(Y)=0	_	
fer	TMS	00 1011 1110	OBE	1	1 1	$(MM(DP)) \leftarrow (SM(DP))$	(1)=0		
rans	TMSI	00 1111 1110	OFE	1	1		(Y)=0		
er t	TAB	00 1010 0000	!		1 }	$(MM(DP)) \leftarrow (SM(DP)), (Y) \leftarrow (Y) + 1$	(1)=0		
egist	1		OAO	1	1	(A)←(B)			
Register-to-register transfer	TBA	00 1100 0000	oco	1	1	(B)←(A)	_		
ter-	TASP	00 1010 0010	0A2	1	1	(A)←(SP)		-	
.jg	TSPA	00 1100 0010	OC2	1	1 1	(SP)←(A)	_	-	
u.	TACM	00 1000 0100	084	1	1	$(A)\leftarrow (N, MF, CY), \text{ where } A_{3-2}=N, A_1=MF, A_0=CY$	_		
	TCMA	00 1100 1100	occ	1	1	(N, MF, CY) \leftarrow (A), where $A_{3\sim2}=N$, $A_1=MF$, $A_0=CY$	_	-	
}	TAM j	00 0010 01jj	024	1	1	(A) ← -(M(DP)),	_		
	1		+ j			$(X)\leftarrow(X)\forall j$, where, $j=0\sim3$			
lato	XAM j	00 0110 01jj	064	1	1	$(A) \longleftrightarrow (M(DP))$	_		
릴			+			$(X)\leftarrow (X)\forall j$, where, $j=0\sim 3$			
RAM and accumulator	XAMD j	00 0110 10jj	068	1	1	$(A) \longleftrightarrow (M(DP)), (Y) \longleftrightarrow (Y) - 1$	(Y)=15	_	
pue	,		+	ľ		$(X) \leftarrow (X) \forall j$, where $j = 0 \sim 3$	(1)=13		
¥	XAMI j	00.0110.11jj	06C	1	1	$(A) \leftarrow (M(DP)), (Y) \leftarrow (Y) + 1$	(Y) = 0		
	, ,	00:01:10 11;;	+	١.		$(X) \leftarrow (X) \forall j$, where $j = 0 \sim 3$	(1)=0		
Fransfer between	XAMD1 j	00 1110 10jj	J	1	1		()() 2 7 11 15		
pet	AAMOIJ	00 1110 1011	0E8 +	1	1	$(A) \longleftrightarrow (M(DP)), (Y) \longleftrightarrow (Y) = 1$	(Y)=3, 7, 11, 15	_	
ster	V A SM2 .		j			$(X) \leftarrow (X) \forall j$, where $j = 0 \sim 3$			
ra	XAMI1 j	00 1110 11j j	0EC	1	1	$(A) \longleftrightarrow (M(DP)), (Y) \longleftrightarrow (Y) + 1$	(Y) = 4, 8, 12, 0	_	
-			j			$(X) \leftarrow (X) \forall j$, where $j = 0 \sim 3$			
	TMA	00 0100 0100	044	1	1	(M(DP))←(A)			
	LA n	01 1001 nnnn	19n	1	1	(A) \leftarrow n, where, n=0 \sim 15	Consecutively described		
	AM	00 0110 0000	060	1	1	$(A) \leftarrow (A) + (M(DP))$	_	-	
	AMC	00 0110 0010	062	1	1	$(A)\leftarrow (A)+(M(DP))+(CY), (CY)\leftarrow Carry$	_	0/1	
ا نِ	AMCS	00 0110 0011	063	1	1	$(A)\leftarrow(A)+(M(DP))+(CY), (CY)\leftarrow Carry$	Carry = 1	0/1	
Anthmetic	A n	00 0101 nnnn	05n	1	1	$(A)\leftarrow (A)+n$, where $n=0\sim 15$	Carry = 0		
Ant	sc	00 1000 1010	A80	1	1	(CY)←1		1 1	
1	RC	00 1000 1000	088	1	1	(CY)←0		0	
	szc	00 1011 1000	0B8	1	1	ν - · / · -	(CY) = 0	<u> </u>	
	1	00 1011 1010	OBA	1	1	$(A) \leftarrow (\overline{A})$	(01)0		
	CMA								

Item		Code		rds	cle			ζ
Clas- sifi- cation	Symbol	1918 17161514 13121110	16 mal	of No.	No.	Function	Skip condition	Flag (
Cation	SB j	00 1000 11j j	08C	1	1	$(B(j))\leftarrow 1$, where , $j=0\sim 3$		_
manipulation	RB j	00 1010 11jj	OAC	1	1	$(B(j)) \leftarrow 0$, where , $j = 0 \sim 3$		$\left - \right $
manipı	SZB j	00 0011 10j j	038	1	1		(B(j)) = 0	-
Bit	SZM j	00 0000 01j j	004				where , $j=0~3$	
	SZM j	00 0000 0111	1	1	1		(Mj(DP)) = 0 where, $j=0~3$	
	SEAM	00 1110 0000	0E0	1	1		(A)=(M(DP))	-
Compare	SEY n	00 0001 nnnn	01n	1	1		(Y)=n where, $n=0\sim15$	_
Con	SEI n	00 1001 nnnn	09n	1	1		(A)=n	
							where , $n=0\sim15$	
	Вху	O1 Oxxx yyyy	1xy	1	1	$(PC_L) \leftarrow y$, $(PC_M) \leftarrow x$ where $16x + y = 0 \sim 127$		-
	BL xy	11 Oxxx yyyy	Зху	1	1	(PC _L)←y,		-
]						$(PC_M) \leftarrow (P_0, x)$		
						$(PC_H) \leftarrow (P_4, P_3, P_2, P_1)$ where $16x + y = 0 \sim 127$		
	BA i	00 1101 0i i i	ØDi	1	1	$(PC_L)\leftarrow (A_0, i)$ where , $i=0\sim 7$	_	
						$(PC_M) \leftarrow (P_0, A_3, A_2, A_1)$ $(PC_H) \leftarrow (P_4, P_3, P_2, P_1)$		
Branch	ВМАВ г	00 1100 10 rr	осв	1	1	(PC _L)←(A)	_	-
			;			$(PC_M) \leftarrow (B)$ $(PC_H) \leftarrow (P_4, P_3, P_2, P_1)$		
						but returns unconditionally after one machine cycle.		
		01 110	405			Input/output address r = 0 ~ 3 designates general-purpose register	C	
	LP p	01 110р рррр	1CP + p	1	1	(P) \leftarrow p where, $p = 0 \sim 31$	Consecutively described	
	TPAC	00 1100 0100	0C4	1	1	(P)←(CY, A)		-
	TACP	00 1010 0100	0A4	1	3	(CY, A)←(P)	_	
	ВМ ху	11 1xxx yyyy	38y + x	'	3	$(PC_L) \leftarrow y$ $(PC_M) \leftarrow (P_0, x)$, where $16x + y = 0 \sim 127$	_	
_			_			$(PC_{H}) \leftarrow (P_4, P_3, P_2, P_1)$		
Subroutine call						(M(SP))←(PC) (SP)←(SP)+ 1		
orouti	ВМА і	00 1101 1i i i	OD8	1	3	$(PC_L)\leftarrow (A_0, i), \text{ where }, j=0\sim 7$		_
Sul			j		ļ	$(PC_M) \leftarrow (P_0, A_3, A_2, A_1)$ $(PC_H) \leftarrow (P_4, P_3, P_2, P_1)$		
						(M(SP))←(PC)		
						(SP)←(SP)+1		
	RT	00 1111 1000	OF8	1	3	(PC)←(M(SP)) (SP)←(SP) – 1	_	_
	RTS	00 1111 1010	OFA	1	4	(PC)←(M(SP))	Unconditionally	
Return	ĺ					$(SP) \leftarrow (SP) - 1$ $(PO) \leftarrow (PO) + 1$		
, a	RTI	00 1111 1001	OF9	1	3	(PC)←(PC)+1 (PC)←(M(SP))	_	-
						(SP)←(SP) – 1		
						1 11 1800		Ш



Item Clas-\	Symbol	Code		No. works	No. cycle	Function	Skip conditions	, C√
sifi- cation	0,	1918 17161514 13121110	16 mal notation		2 to	T G.A.G.F.		Flag
	EIA	00 0000 1001	009	1	1	Enables interruption of INT _A signal.		
ltrol	EIB	00 0000 1010	00 A	1	1	Enables interruption of !NT _B signal.	_	
Ö	EIAB	00 0000 1011	00B	1	1	Enables interruption of INT _A and INT _B signals.	and the same of th	-
₽₽	EIT	00 0000 1000	800	1	1	Enables interruption of INT _T signal.		-
Interrupt flip-flop control	DIA	00 0000 1101	00D	1	1	Disables interruption of INT _A signal.		-
rupt	DIB	00 0000 1110	00E	1	1	Disables interruption of INT _B signal.		
nter	DIAB	00 0000 1111	00F	1	1	Disables interruption of INT _A and INT _B signals.		-
	DIT .	00 0000 1100	00C	1	1	Disables interruption of INT _T signal.	_	
	TBTM	00 0010 1111	02F	1	1	(B)←(TM _M)	_	
	TATM	00 1010 0111	0A7	1	1	(A)←(TM _{H3} , TM _{H2} , TM _{H1} , TM _{H0})		
Timer						(CY)←(TM _{H4})		
į į	RTM	00 1011 0100	0B4	1	1	$(TM_L) \leftarrow 0$, $(TM_M) \leftarrow 0$, $(TM_H) \leftarrow 0$		
1	STM	00 1100 0111	0C7	1	1	(TM2)←(A)		
	SEC	00 1100 0110	0C6	1	1	(EVC)←(A)	-	
	ID	00 0010 1110	02E	1	1	(B)←(D), (OD)←"L"	_] -]
	OD	00 0100 1100	04C	1	1	(D)←(B), (R/W)←"L"	_	
	OPI s	10 ssss ssss	2ss	1	1	(R(r))←s	_	-
ont	TNAB r	00 0100 10 r r	048	1	1	$(R(r))\leftarrow (A, B)$		
ont!			r			where the general-purpose register is designated with r = 0 \sim 3 $$		
Input/output	TABN r	00 0010 10 rr	028	1	1	$(A, B) \leftarrow (R(r))$	* manual	
=			r			where the general-purpose register is designated with r = 0 \sim 3 $^{\circ}$		
	IQ	00 1010 1000	8A0	1	1	$(A, B) \leftarrow (P(Q))$	_	-
1 1	IR1	00 0010 1100	02C	1	1	$(B)\leftarrow (P(R_1))$		-
	IR2	00 0010 1101	02D	1	1	(B)←(P(R ₂))		
	SMR	00 0011 0100	034	1	1	(MR)←(A)	_	
	SMR1	00 0011 0110	036	1	1	(MR1)←(A)	_	
=	SST	00 0011 1100	03C	1	1	$(R(Q_0))\leftarrow 1$, $R(AII)\leftarrow 1$ -bit shift $R(AII)$		
Input/output control	RST	00 0011 1101	03D	1	1	$(R(Q_0)) \leftarrow 0$, $R(AII) \leftarrow 1$ -bit shift $R(AII)$	-	
t o	IST	00 0011 1110	03E	1	1	$(R(Q_0))\leftarrow (DATA), R(AII)\leftarrow 1$ -bit shift $R(AII)$	-	-
outp	SU	00 0100 1110	04E	1	1	(U)←(A, B)		
out/c	CLP	00 0000 0001	001	1	1	$(P(AII)) \leftarrow 0$	_	-
트	TPRA	00 1011 0000	ово	1	1	$(P(AII)) \leftarrow (R(AII))$		-
	TPRN r	00 1111 00 rr	OF r	1	1	$(P(r))\leftarrow (R(r))$	- '	-
	TRPN r	00 0111 00 rr	07 r	1	1	(R(r))←(P(r))	·-	
Others	NOP	00 0000 0000	000	1	1	No operation	_	_

Symbol	Details	Symbol	Details
Α	4-bit register (accumlator)	P(R₂)	4-bit port R ₂
A ₁	Indicates the bits of register A. Where i = $0 \sim 3$	P(Q)	8-bit port Q
В	4-bit auxiliary register	R(AII)	Indicates all the 8-bit registers. Q, R, S, T (32-bit)
B(j)	The bit of register B addressed when $j = 0 \sim 3$		
CY	1-bit carry flag	R(r)	The register selected by r (r corresponds with registers Q, R, S, and.
D	4-bit input/output port (3-state)		T where $r = 0 \sim 3$)
DATA	1-bit input/output port for serial data	R(Q₀)	1st bit of register Q
DP	12-bit data pointer composed of registers X, Y and Z	R/W	1-bit output port which is used for the write signal of the external
EVC	4-bit event counter		main memory
M(DP)	4-bit data memory addressed by the data pointer DP	SM(DP)	The 4-bit internal scratch-pad memory addressed by the data pointer DP
Mj	12-bit data from the scratch-pad memory addressed by $i = 0 \sim 3$	SP	4-bit stack pointer
	(data pointer number in the fixed area)	ТМІ	14-bit counter composed of TM _L , TM _M and TM _H counters
Mj (DP)	4-bit data from external memory addressed by the contents data	TML	5-bit counter
	pointer DP, where $j = 0 \sim 3$	TMM	4-bit counter
MF	1-bit flat for selection of internal scratch-pad memory (MF ← Q at	TMH	5-bit counter
	instruction SM) or external main memory (MF ← 1 at instruction	TM _H ,	Indicates the bit of TM _H counter, where $i = 0 \sim 4$
	MM)	TM2	4-bit counter
MM(DP)	4-bit external main memory data addressed by the data pointer DP	U	4-bit output port (3-state)
M(SP)	12-bit data from external memory addressed by the stack pointer SP (return address stored in the fixed area)	×	4-bit register where $X = 0 \sim 15$, addressing the field of 16 words by 4 bits per file.
MR	4-bit mode flag (IMQ, LCD, IMR1, IMR2)	Y	4-bit register where $Y = 0 \sim 15$, which addresses the word unit of 16
MR1	4-bit mode flag (TMM, BF, RVM, SDM)	,	words by 4 bits.
r	Input/output address to select one of the general-purpose registers Q, R, S and T (r = $0 \sim 3$)	z .	4-bit register where $Z = 0 \sim 15$, which addresses 16 files x 16 words x 4 bits
OD	1-bit output port used for the read signal for external main memory		
		iii	3-bit binary variable
Р	5-bit page register	ii	2-bit binary constant
P.	Indicates the bits of register P, where $i = 0 \sim 4$	nnnn	4-bit binary constant
PC	12-bit program counter composed of counters PC _L , PC _M and PC _H	ppppp	5-bit binary constant
		rr	2-bit binary constant
PCL	4-bit counter	SSSS SSSS	8-bit binary constant
РСм	4-bit counter	xxxx	4-bit binary variable
РСн	4-bit counter	уууу	4-bit binary variable
P(AII)	Indicates all the 8-bit ports, Q, R, S, T (32-bit)	zzzz	4-bit binary variable
P(r)	The port selected by r (corresponds with ports Q, R, S, and T at r = 0 \sim 3)		
P(R,)	4-bit port R ₁		



	INSTRU	J	; []	U	N (C	טכ	E	LI	SI
ĺ	P ~ 4	00	0000	00	0001	00	00 10	00	0011	00

	_				_	1			_		_								_					04 4440	40.0000	44 0000	44 4004
	~ [4	00 0000	00 0001	00 0010	00 0011	00 0100	00 0101	00 0110	00 0111	00 1000	00 1001	00 1010	00 1011	00 1100	00 1101	00 1110	00 1111	01 0000 01 0111	01 1000	01 1001	01 1010	01 1011	1	1 5	10 0000 (10 1111	1	5
16 ∕not ∫₃ ~ ا√	mal ation 	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10 ~ 17	18	19	1A	18	1C~1D	1E~1F	20~2F	30~37	38~3F
0000	0	NOP	SEY 0	TAY	-	TYA	A 0	АМ	TRPN 0	SM	SEI 0	ТАВ	TPRA	ТВА	BA 0	SEAM	TPRN U	В	LY 0	LA 0	LZ 0	LX 0	LP	_	OPI	BL	ВМ
0001	1	CLP	SEY 1	*	-	*	A 1	*	TRPN 1	*	SEI 1	*	*	*	BA 1	*	TPRN 1	В	LY 1	LA 1	LZ 1	LX 1	LP	_	0PI	BL	вм
0010	2	_	SEY 2	TAX	-	ТХА	A 2	AMC	TRPN 2	мм	SEI 2	TASP	*	TSPA	BA 2	*	TPRN 2	В	LY 2	LA 2	LZ 2	LX 2	LP	_	0PI	BL	вм
0011	3	-	SEY 3	TAZ	-	TZA	A 3	AMCS	TRPN	*	SEI	*	*	*	BA 3	*	TPRN 3	В	LY 3	LA 3	LZ 3	LX 3	LP	-	0PI	BL	вм
0100	4	SZM 0	SEY 4	TAM 0	SMR	ТМА	A 4	XAM 0	SDP 0	TACM	SEI 4	TACP	RTM	TPAC	BA 4	-	LDP 0	В	LY 4	LA 4	LZ 4	LX 4	LP	_	0PI	BL	вм
0101	5	SZM 1	SEY 5	TAM 1	*	*	A 5	XAM 1	SDP 1	*	SEI 5	*	*	*	BA 5	_	LDP 1	В	LY 5	LA 5	LZ 5	LX 5	LP	_	OPI	BL	ВМ
0110	6	SZM 2	SEY 6	TAM 2	SMR1	*	Д 6	XAM 2	SDP 2	*	SEI 6	_	_	SEC	BA 6	-	LDP 2	В	LY 6	LA 6	LZ 6	LX 6	LP	_	0PI	BL	вм
0111	7	SZM 3	SEY 7	TAM 3	*	*	A 7	XAM 3	SDP 3	*	SEI 7	TATM	_	STM	BA 7	-	LDP 3	В	LY 7	LA 7	LZ 7	LX 7	LP	-	0PI	BL	вм
1000	8	EIT	SEY 8	TABN 0	SZB 0	TNAB 0	A 8	XAMD 0	DEY	RC	SEI 8	IQ	szc	ВМАВ 0	BMA 0	XAMD1	RT	В	LY 8	LA 8	LZ 8	LX 8	LP	-	0PI	BL	вм
1001	9	EIA	SEY 9	TABN 1	SZB 1	TNAB	Д 9	XAMD 1	*	*	SEI 9	*	*	BMAB 1	BMA 1	XAMD1	RTI	В	LY 9	LA 9	LZ 9	LX 9	LP	_	0PI	BL	вм
1010	А	EIB	SEY 10	TABN 2	SZB 2	TNAB 2	A 10	XAMD 2	*	sc	SEI 10	*	СМА	BMAB 2	BMA 2	XAMD1	RTS	В	LY 10	LA 10	LZ 10	LX 10	LP	_	0PI	BL	вм
1011	В	EIAB	SEY 11	TABN 3	SZB 3	TNAB	A 11	XAMD 3	*	*	SEI 11	*	*	ВМАВ 3	вма	XAMD1	*	В	LY 11	LA 11	LZ 11	LX 11	LP	_	0PI	BL.	вм
1100	С	DIT	SEY	IR 1	SST	OD	A 12	XAMI 0	INY	SB 0	SEI 12	RB 0	TSM	тсма	BMA 4	XAMI1	тѕмі	В	LY 12	LA 12	LZ 12	LX 12	LP	-	0PI	BL	вм
1101	D	DIA	S E Y	IR2	RST	*	A 13	XAMI 1	*	SB 1	SE1	RB 1	*	*	BMA 5	XAMI1	*	В	LY 13	LA 13	LZ 13	LX 13	LP	_	0PI	BL	ВМ
1110	E	DIB	S E Y	ID	IST	SU	A 14	XAMI 2	*	SB 2	SEI 14	RB 2	TMS	*	ВМА 6	XAMI1	TMSI	В	LY 14	LA 14	LZ 14	LX 14	LP	_	0PI	BL	вм
1111	F	DIAB	S EY	твтм	*	*	A 15	XAMI 3	*	SB 3	SEI 15	RB 3	*	*	BMA 7	XAMI1	*	В	LY 15	LA 15	LZ 15	LX 15	LP	_	0PI	BL	вм

Note: 13~10 indicate the low-order 4 bits of the machine code and 19~14 show the high-order 6 bits Hexadecimal expressions of the codes are also given. All instructions are one word.

* — : Do not use these codes.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.3~6.0	V
VI	Input voltage	With respect to Vss	-0.3~V _{CC} +0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta=25℃	300	mW
Topr	Operating free-air temperature range		0~50	°C
Tstg	Storage temperature range		-40~125	τ


RECOMMENDED OPERATING CONDITIONS (T_a = 0~50°C, unless otherwise noted)

Symbol	0		Limits		Unit V V V V kHz
Symbol	Parameter	Min	Nom	Max	Unit
Vcc	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		V
ViH	High-level input voltage	V _{CC} -0.8		Vcc	V
VIL	Low-level input voltage	0		0.8	V
f(φ) ₁	Internal clock oscillation frequency (Delay time is not taken into account by external RAM)	100		455	kHz
f _{(\$\phi\$)2}	Internal clock oscillation frequency (Standard external RAM is connected)	100		350	kHz
D(φ)	Clock duty cycle	40	50	60	%

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 50^{\circ} \text{C}$, $V_{CC} = 5 \text{V} \pm 10\%$, $V_{SS} = 0 \text{V}$, $f(\phi) = 100 \sim 455 \text{kHz}$)

0 1 1	Parameter	Test conditions		Limits		Unit
Symbol	rarameter	Test conditions	Min	Тур	Max	Unit
I _{OH}	High-level output current	V _{OH} =(V _{CC} -0.8)V	-0.36			mA
loL	Low-level output current	V _{OL} =0.8V			0.36	mA
I _{CC}	Supply current from V _{CC}	f=455kHz, V _{CC} =5V Ta=25°C Clock input applied from the external		0.4	1	mΑ

BASIC TIMING DIAGRAM



Note: The crosshatched area indicates invalid input.

MITSUBISHI MICROCOMPUTERS M58496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER


DESCRIPTION

The M58496-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology. Its features are liquid crystal display direct drive circuit, current saving circuit for back-up of a 22-stage frequency divider and RAM.

This device is designed for applications in which clock and liquid crystal display functions are included and where the low-power dissipation achieved by CMOS is especially important.

FEATURES


- Single 5V power supply
- Basic instruction execution time
- (at 4.2MHz liquid crystal frequency) 7.7 μ s Memory capacity: ROM 2048 words x 10 bits
 - Internal RAM . . 128 words x 4 bits External RAM . . 256 words x 4 bits
- Internal crystal oscillation circuit
- Internal 22-stage frequency divider
- Low voltage detector circuit
- Internal current saving circuit while idling
- Internal timer: Prescaler . . . 7 bits Timer . . . 4 bits
- Output ports for liquid crystal display common signal (port COM)......4 bits
- I/O Ports (ports K and S) 4 bits x 2
- Output port (port D) 1 bit x 11



- Output port (port F) 1 bit x 8 Output port (port P) 1 bit x 2
 - Interrupt function 4 factors, 1 level

APPLICATIONS

- Electronic cash registers and calculators with printer
- Office machines, intelligent terminals and data terminals
- Electronic Games
- Electronic coin and changer machines
- Sewing machines



FUNCTION

The M58496-XXXP consists of mask ROM and RAM, a 4-bit arithmetic logic unit, crystal oscillation circuit, 22-stage frequency divider, power saving circuit, low voltage detector circuit, 4-bit timer, interrupt circuit and a liquid crystal display direct drive circuit. The RAM capacity can easily be expanded by the external connection of 256-word by 4-bit CMOS RAM.

The ROM storage is organized as 16 pages of 128 words which is used mainly for programs. Addressing the ROM is done through the program counter. The address register is structured as a 7-bit address register and a 4-bit page register. The address register is counted up as nonbranching instructions are executed. When a nonbranching instruction at address 127 on a page is executed an overflow of the address register is produced. This carry (overflow) is disregarded so the page register is not counted up and the next instruction to be executed will come from address 0 on the same page.

When an interrupt request is accepted control is transferred to fixed addresses as follows: in case of an internal power on reset signal (RESET(ON)) the program is set to page 0 address 0, for the INT $_{\rm A}$ signal it is set to page 0 address 2, for the INT $_{\rm B}$ signal it is set to page 0 address 4 and for the output signal INT $_{\rm T}$ (second signal) of the 22-stage frequency divider it is set to page 0 address 8.

The internal RAM which is configured as 8 files of 16 words is used for data storage and each word can be addressed. The internal RAM is addressed by a 7-bit data pointer. The internal RAM can be augmented by external RAM consisting of up to 16 files of 16 words. The external

RAM is addressed by the 8-bit combined register Y (4 bits) and register B (4 bits).

RAM addressing, register-to-register transfers, RAM-to-accumulator transfers, arithmetic operations, input/output operations and timer operation are performed mainly through register A (accumulator).

The current saving circuit used in conjunction with the 22-stage frequency divider and RAM can be controlled by the PWOFF input and instruction.

The low voltage detector circuit is also active while the power source is a battery. Low voltage is sensed by the program and an indication can be output.

The output ports for direct drive of the liquid crystal display are port LC (25 terminals) and port COM (4 terminals). The liquid crystal display can be driven by 1/4 duty, 1/3 bias or 1/3 duty, 1/3 bias.

Output port D consists of 11 individually latched bits that can be used to output not only 1-bit data but can also output data such as the contents of register Y of the data pointer and 8-bit addresses for external RAM.

Output port F consists of 8 individually latched bits that can be used to output data. It can be set or reset by instructions.

Output port P consists of 2 terminals through which a synchronous signal of 1 machine cycle width can be output by instruction.

The combined 7-bit output of ports F and P can be used to directly fetch the contents of ROM addressed by the data field of an instruction.

The I/O ports K and S consist of 4 terminals through which data can be transferred to and from register A.

PERFORMANCE SPECIFICATIONS

	Item		Performance							
Number of basic instruct	tions		77							
Execution time of basic	instructions		7.7 _{µS} (V _{CC} =5V, f=4.1943MHz)							
Clock frequency			250~525kHz							
	ROM		2048 words x 10 bits							
Memory Capacity	Internal f	RAM .	128 words x 4 bits							
	External	RAM	256 words x 4 bits							
	LC	Liquid crystal	25 x 1 bit							
	COM	display output	4 bits							
		Input	4 bits							
	. K	Output	4 bits (Note 1)							
I/O Port		Input	4 bits							
	S	Output	4 bits (Note 1)							
D Ou		Output	11x 1 bit (open drain)							
	F	Output	8 x 1 bit (Note 1)							
	Р	Output	2 x 1 bit (Note 1)							
Frequency divider			22-stage built in							
Current saving circuit			Built in							
Low voltage detector			Built in							
Subroutine nesting			3 levels (including 1 level of interrupt)							
Interrupt request			4 factors, 1 level							
Clock generation circuit			Built in (4.1943 MHz crystal oscillator external) (Note 2)							
Input/output port	Output vo	oltage	6V (max)							
impat/output port	Output c	urrent	-0.4 mA (min.)							
Power supply voltage:	Vcc		5V (nom)							
rower supply vortage.	V _{SS}		0V							
Liquid crystal display dr	iving supply v	oltage	0.8V (nom)							
Element structure			CMOS							
Package	Package		72-pin plastic molded flat package							
Power dissipation	In operat	ion	5mW (V _{CC} =5V, 525 kHz)							
(open output terminals)	In idle		1.5mW (V _{CC} =5V, 525 kHz)							

Note 1: Ports K, S, F, and P are connected to high-impedance pull-down resistors. When high-driving current is required, external resistors are required.



^{2:} External oscillator can be selected by mask option.

^{(1) 4.1943} MHz crystal oscillator (2) 455 kHz ceramic oscillator

MITSUBISHI MICROCOMPUTERS M58496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Pin	Name	Input or output	At reset (internal power-on)	Function
X _{IN}	Source oscillation clock input	Input	_	Incorporates the clock oscillation circuit, for setting the frequency. An oscillation reference device such as a crystal oscillator is connected between X _{IN} and X _{OUT} .
X _{OUT}	Source oscillation clock output	Output	(internal power-on)	When an external clock is used, connect the clock oscillation source to the X_{IN} pin and leave the X_{OUT} pin open.
PWON	Internal power on input	Input		Incorporates the power saving circuit. Its control inputs are PWON and PWOFF. The 22-stage frequency divider and RAM are put in the idle state by a PWOFF
PWOFF	Internal power off input	Input	Low level	input.
RESET(DV)	Frequency divider reset input	Input		Incorporates the 22-stage frequency divider as the crystal oscillation reference device. This is a reset input for up to lower 17 steps of the divider.
BDIN	Low voltage detector input	Input	_	The low voltage detector circuit is built in. A resistor should be connected to the BDIN pin for voltage sensing.
INTA	Interrupt request A signal	Input	Interrupt disable	This input signal is for an interrupt request. The request is accepted on the rising
INT _B	Interrupt request B signal	Input	Interrupt disable	edge of the signal. Besides these external input signals, an interrupt request INT _T from the 22-stage frequency divider output signal is sensed as an interrupt.
LC ₀ ~LC ₂₄	Liquid crystal display segment output	Output	_	Incorporates the liquid crystal display direct drive circuit. It is suitable for liquid crystal display at 1/4 duty and 1/3 bias.
COM ₀ -COM ₃	Liquid crystal display common output	Input — Interrupt disable Input Interrupt disable Output — — — — — Output Floating		The output ports for direct drive of the liquid crystal display are port LC (LC0 \sim LC24) and port COM (COM0 \sim COM3).
VLCD	Liquid crystal display		_	This is the power supply terminal for a liquid crystal display. It includes the bias resistor for the segment and common signals.
$D_0 \sim D_{10}$	Output port D	Output	Floating	This output port consists of 11 bits. Each output is individually latched and can be selected to be set or reset by the contents of register Y. Also 8 bits of the port can be used to fetch 8-bit addresses for external RAM.
F ₀ ~F ₇	Output port F	Output	Low level	The output port consists of 8 bits. Each output is individually latched and can be set or reset by instructions.
P ₀ , P ₁	Output port P	Output	Low level	This output port consists of 2 bits from which 1 synchronous signal of 1 machine cycle width can be output per instruction. The immediate 7-bit field of an instruction can be output through this port in combination with 5 bits of port F.
K ₀ ~K ₃	Input/output port K	Input/output	Low level	Ports K and S are 4-bit latched input/output ports through which data can be transferred to and from register A. When output is low-level the output will be
S ₀ ~ S ₃	Input/output S	Input/output	Low level	transferred to and from register A. When output is low-level the output will be high-impedance so it can be used as an input port.
T ₂	Timing output	Output	_	The timing output is used for testing the device.
RESET(ON)	Internal power on input Internal power on input Internal power of input Internal power off input Internal request Internal Regional Internal request Internal Regional Internal request Inter		Low level	When the internal power supply is switched on, a built in automatic reset circuit generates a high-level reset signal that resets the I/O ports.



DESCRIPTION OF OPERATION Program Counter PC

The program counter is an 11-bit address register. The high-order 4 bits designate the page number and as a group are called PCH. The low-order 7 bits designate the address on the page and as a group are called PCL. The PC designates the address of the 2048 words by 10-bit mask-programmable ROM. The ROM is organized into 16 pages of 128 words, As instructions are fetched from ROM, PC1 is incremented so that unless there is a branch executed instructions are fetched and executed in sequence. Care must be taken when the last instruction on a page (address 127) is executed because when PCL is incremented it becomes zero with a carry, but the carry is disregarded so the next instruction to be fetched will be the start of the same page. Therefore to move to the next page PCH must modified by using branch instructions such as BL, BML, BLA and BMLA.

Pages 14 and 15 are special pages designed to accommodate subroutines. Subroutines starting on page 14 can be called by 1-word instructions BM or BMA. These instructions automatically load PC_H to designate page 14 and in addition the return address and control status are saved so they can be restored when the subroutine transfers control back to the main program. If the instructions BM or BMA are executed on page 14, they execute a branch within page 14 without saving any information. If the instructions B or BA are executed on page 14, they execute a branch to page 15.

Stack Registers SK₀, SK₁, SK₂

The 3-level stack register consists of 11-bit registers for storing the contents of the program counter when control is transferred from the main program to a subroutine or interrupt. When control is transferred back to the main program, the PC can be restored. There are 3 levels, but when 1 level is saved for interrupts it leaves 2 levels for subroutine nesting.

Data Pointers DP, DP'

The data pointer is a 7-bit register used to designate the address of RAM or the bit position of output port D. The data pointer is composed of the 3-bit register X and the 4-bit register Y. Internal RAM is organized as 8 files of 16 words. Register X designates the file and register Y designates the word position of a file or the bit position of output port D.

The data pointer DP' is selected by software during interrupt processing to leave the contents of DP unchanged (saves the DP).

External RAM is organized as 16 files of 16 words that can be added to the system to expand memory. Register Y designates the word position of a file while register B designates the file.

Register A (accumulator) and Carry Flags CY, CY'

Register A is the 4-bit accumulator forming the heart of the 4-bit microcomputer. Data processing operations such as arithmetic, transfer, exchange, conversion, and input/ output are executed principally through this register.

The carry flags CY are to store the carry or borrow from the most significant bit of the arithmetic unit resulting from executing the various instructions. It can be tested and used for various purposes. In principle it acts as a 1-bit flag.

The carry flag CY'is selected by software to leave the contents of CY unchanged (saves the CY).

Register B (Auxiliary Register)

Register B is a 4-bit register used for temporary storage of 4-bit data. It also is used to designate the file number of external RAM.

Arithmetic Logic Unit (ALU)

The arithmetic logic unit performs 4-bit arithmetic and logical operations. The heart of the ALU is a 4-bit adder and the logic circuit associated with it. It performs operations such as additions, complement conversions, logic arithmetic comparisons and bit processing.

Frequency Divider and Timer

The frequency divider divides the basic oscillation frequency into 22 stages. It is connected to the basic oscillation device through X_{IN} and X_{OUT} . The frequency divider generates the interrupt request signal INT $_{T}$ to the interrupt control circuit. The frequency divider sets flag CK for controlling the power saving circuit.

Basic oscillation for the timer is the timing signal T_2 . The timer is composed of a 7-bit prescaler and a 4-bit counter. Timer flag TMF/F is set when a timer overflows, and is sensed by the TTM instruction. The 4-bit timer counter is set by the STM instruction. Prescaler and timer flag are reset at the same time.

Power Saving Circuit

The power saving circuit is controlled by the CK flag and PW. Its output is input to the internal power supply reset circuit and generates an interrupt request signal RESET (ON). Control is transferred unconditionally to address 0 on page 0 and resets the I/O ports. The interrupt request



M158496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

signal RESET (ON) generates on the rising edge of internal power supply on reset output. Internal power supply is switched off by the external terminal and stop instruction, but power is maintained to the following circuits:

- 1. Internal data memory (RAM)
- 2. Clock oscillation circuit
- 3. 22-stage frequency divider
- 4. Low voltage detector circuit
- 5. Power saving circuit

Low Voltage Detector Circuit

The low voltage detector circuit connects the resistor for sensing voltage to the BDIN terminal. A falling voltage level is sensed by the program and can be displayed by using apt output port.

Interrupt Functions

The M58496-XXXP has internal circuits to process interrupt requests from 4 single level sources. The 4 interrupt request sources are external interrupt signals INT_A and INT_B , internal power supply reset output RESET (ON), output INT_T from the 22-stage frequency divider. Interrupt requests INT_A , INT_B and INT_T are enabled by the instructions EIA, EIB and EIT respectively and disabled by the instruction DIA, DIB and DIT respectively. Interrupt requests from the internal power supply through reset output RESET (ON) cannot be disabled and will cause an interrupt whenever received.

During the interrupt enable state an interrupt request by INT_A or INT_B is accepted on the rising edge of the signal. When an interrupt request is received during the interrupt disable state it is latched, but is not executed. When the disable is removed thereafter by executing the corresponding interrupt enable instruction, the interrupt request will be accepted immediately and control transferred to the interrupt routine because the request was latched. A current interrupt request, held by latching during interrupt disable state is reset when the corresponding interrupt disable instruction is executed.

One level of the 3-level stack register is required when interrupt programs are used. This leaves 2 levels available for subroutine processing. After an interrupt is processed control is returned to the main program by executing a return instruction such as RTI. Care must be taken after starting an interrupt program to save the contents the data pointer DP, register A, carry flag and any other registers used, so the contents can be restored before returning to the main program. The contents must be saved and restored by the interrupt program.

When an interrupt request is accepted the program counter, interrupt enable flag and skip flag are affected as follows:

(1) Program counter

The contents (the current program address) are stored in the stack register. Control is transferred to address 0 on page 0 by a RESET (ON) interrupt, to address 2 on page 0 by an INT_A interrupt, to address 4 on page by an INT_B interrupt or to address 8 on page 0 by an INT_T interrupt by setting the control counter to 00, 02, 04 or 08 respectively. When control is transferred to address 0 page 0, the instruction is invalid and is not executed, so the first instruction is executed from address 1 on page 0.

(2) Interrupt enable flags

When an interrupt request is accepted additional interrupts are disabled until the accepted interrupt is processed. Except that a RESET (ON) interrupt may be accepted at any time.

(3) Skip flags

The skip flags are used to indicate an instruction skip and the NOP state for instructions LXY and LA are saved. A special stack is provided for saving these flags.

General-Purpose I/O ports K, S, F, P and D

These 4-bit or 1-bit general-purpose registers are used for such things as data transfer between register A, instruction transfers, 1-bit transfers as selected by register Y, storing 7-bit immediate field data of instructions fetched from ROM, and data transfers between external RAM. Each output has a latch and its output circuit contains an open drain resistor or a pulldown resistor (high-impedance).

I/O ports K, S

Ports K and S are 4-bit latched I/O ports, that can transfer data to and from register A. Output latches are reset by the DIKS instruction when the port is being used as an input port.

Output port F

Port F is an 8-bit latched output port, that has independent latches for each bit. The individual bits can be set by the SF instruction and reset by the RF instruction.

Output port P

Port P is a 2-bit latched output port, that is usually in low-level, but can output the machine cycle high-level synchronous signal by SP_0 or SP_1 instructions. The 7 bits ($F_4 \sim F_0$, P_1 , P_0) can be used for direct fetching of the immediate field of the OTRO instruction.

Output port D

Port D is an 11-bit latched output port, that has independent latches for each bit. The contents for register Y indicate the individual bit to be set by the SD instruction or to be reset by the RD instruction. The 8-bit address of external memory (RAM) is output through this port.



Liquid Crystal Display Drive Circuit

The liquid crystal display direct drive circuit is composed of the following units. A block diagram of the units is shown in Fig. 1.

1 Control counter for the liquid crystal display

This is an octal counter composed of 3 bits and is counted down by the ELC instruction. The contents of the counter select 1 bit of register A and transfer data in order to the segment register RLC by the TLC instruction and determines the frame frequency for the liquid crystal display by transferring the contents of the counter to common register RCOM.

2 Register A

This 4-bit register is the accumulator. Its function is to control data processing, arithmetic operations control functions and input/output of the microcomputer.

3 Segment register RLC

The 26-bit segment register stores selected 1-bit data from register A by execution of the TLC instruction.

It shifts 1 bit in order and stores the segment signals for the liquid crystal display device.

4 Common register RCOM

The 4-bit common register stores the common signal for the liquid crystal display. The input for the common register is the converted contents of the control counter for the liquid crystal display.

5 Port LC

The 26-bit latched port LC stores data in parallel by the ELC or DLC instruction from the segment register RLC. A bias resistor provides for the output at 2 levels and the 25 low-order bits are output as standard type. The high-order bit is not output to an external terminal.

6 Port COM

Port COM has 4 bits of latched storage. The data is transferred in parallel by the ELC or DLC instruction through the common register (RCOM). The outputs of this port have 3 biased levels by means of bias resistors.




Fig. 1 Liquid crystal display drive circuit block diagram

RESET FUNCTION

As shown in Fig. 2, when the PWOFF input of the M58496-XXXP is driven low for at least 10ms, the input/output ports are reset and the interrupt disabled state is entered. (Refer to the descriptions of the power-on reset states in the Pin Description.) Next, if the PWON input is driven high, or an interrupt is generated by the internal power-on reset RESET (ON) caused by a frequency divider output INT_T, the program counter is set to address 0 page 0 as a starting location.




Fig. 2 Power-on reset circuit

CLOCK GENERATOR CIRCUIT

A built-in clock generator circuit has been provided and a quartz crystal or ceramic element (mask option) can be externally connected. In addition, an external clock source may be connected to pin X_{IN} , leaving pin X_{OUT} open. Circuit examples are shown in Fig. 3 and Fig. 4.




Fig. 3 External circuit connected by crystal oscillator




Fig. 4 External clock input circuit

Documentation Required Upon Ordering

The following information should be provided when ordering a custom mask.

- (1) M58496-XXXP mask confirmation sheet
- (2) ROM data 3 EPROM sets
- (3) Oscillation frequency selection
 - On confirmation sheets
- (4) Frequency divider output selection (1Hz/2Hz)
 - On confirmation sheets

M58496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

INSTRUCTION CODE LIST (Note 1)

D9 ~	D4						·							Г		00 1110	01 0000	01 1000	10 0000	10 1000	11 0000	11 1000
TEE		90 0000	00 0001	00 0010	00 0011	00 0100	00 0101	00 0110	00 0111	00 1000	00 1001	00 1010	00 1011	00 1100	00 1101	00 1111	01 0111	01 1111	10 0111	10 1111	11 0111	0 100
D ₃	1000	0 0	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 A	0 B	0 C	0 D	0E ~ 0F	10 ~ 17	18 ~ 1F	20 - 27	28 ~ 2F	30 ~ 37	38 ~ 3F
0000	0	NOP	TLC	INY	SZB 0	SEY 0	SEI 0	SF 0	BL BLA BML BMLA	-	RAR	TAM 0	XAMD 0	О	LA 0	_	отво	LXY	Вм	ВМА	В	ВА
0001	1	SC0M	DIKS	DEY	SZB 1	SÉY 1	SEI 1	SF 1	BL BLA BML BMLA	_	_	TAM 1	XAMD 1	A 1	LA 1	-	OTRO	LXY	ВМ	ВМА	В	ВА
0010	2	EIA	SFK	XDP	SZB 2	SEY 2	SEI 2	SF 2	BL BLA BML BMLA	*	ΙK	TAM 2	XAMD 2	A 2	LA 2	-	OTRO	LXY	Вм	ВМА	В	ВА
0011	3	DIA	SFS	TYA	SZB 3	SEY 3	SEI 3	SF . 3	BL BLA BML BMLA	SEAM	ıs	TAM 3	XAMD 3	A 3	LA 3	-	OTRO	LXY	ВМ	вма	В	ВА
0100	4	EIB	*	sc	RT	SEY 4	SEI 4	SF 4	BL BLA BML BMLA	*	ТВА	TAM 4	XAMD 4	4	LA 4	_	OTRO	LXY	ВМ	ВМА	В	ВА
0101	5	DIB	DLC	RC	RTS	SEY 5	SEI 5	SF 5	BL BLA BML BMLA	TAY	-	TAM 5	XAMD 5	A 5	LA 5	-	отво	LXY	Вм	ВМА	В	ВА
0110	6	DETS	*	xc	RTI	SEY 6	SEI 6	SF 6	BL BLA BML BMLA	AND	XAB	TAM 6	XAMD 6	A 6	LA 6	-	OTRO	LXY	ВМ	вма	В	ВА
0111	7	DETR	ELC	*	*	SEY 7	SEI 7	SF 7	BL BLA BML BMLA	EXL	TAB	7 TAM	XAMD 7	A 7	LA 7	-	отпо	LXY	Вм	ВМА	В	ВА
1000	8	EIT	SP0	*	*	SEY 8	SEI 8	RF 0	BL BLA BML BMLA	*	SB 0	XAM 0	XAMI 0	A 8	LA 8	-	отпо	LXY	ВМ	вма	В	ВА
1001	9	DIT	*	SD	*	SEY 9	SEI 9	RF 1	BL BLA BML BMLA	СМА	SB 1	XAM 1	XAMI 1	Δ 9	LA 9	_	отпо	LXY	ВМ	вма	В	ВА
1010	Δ	STM	SP1	*	*	SEY 10	SEI 10	RF 2	BL BLA BML BMLA	АМ	SB 2	XAM 2	XAMI 2	A 10	LA 10	-	ОТЯО	LXY	ВМ	вма	В	ВА
1011	В	POF2	*	*	*	SEY 11	SEI 11	RF 3	BL BLA BML BMLA	*	SB 3	3 3	3 3	A 11	LA 11		OTRO	LXY	ВМ	вма	В	ВА
1100	С	P0F1	OTAD	*	*	SEY 12	SEI 12	RF 4	BL BLA BML BMLA	*	RB 0	XAM 4	XAMI 4	A 12	LA 12	_	ОТПО	LXY	Вм	вмА	В	ВА
1101	D	SDET	*	RD	*	SEY 13	SEI 13	RF 5	BL BLA BML BMLA	×	RB 1	XAM 5	XAMI 5	A 13	LA 13	-	отво	LXY	вм	ВМА	В	ВА
1110	Ε	TTM	ADRT	*	*	SEY 14	SEI 14	RF 6	BL BLA BML BMLA	AMC	RB 2	XAM 6	XAMI 6	A 14	LA 14	_	отво	LXY	вм	вмА	В	ВА
1111	F	TCK	TPW	*	szc	SEY 15	SEI 15	RF 7	BL BLA BML BMLA	AMCS	RB 3	XAM 7	XAMI 7	A . 15	LA 15	_	OTRO	LXY	ВМ	ВМА	В	ВА

Note 1: This list shows the machine codes and corresponding machine instructions $D_3{\sim}D_0 \ \ \text{indicate the low-order 4 bits of the machine code and } D_9{\sim}D_4 \ \ \text{indicate the high-order 6 bits.}$ Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one or two words, but only the first word is listed. Code combination indicated with asterisk (*) and bar (—) must not be used.

Two-word instructions

	Second word
BL	11 Oxxx yyyy
BLA	11 1xxx XXXX
BML	10 Oxxx yyyy
BMLA	10 1xxx XXXX



M158496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (Note 1)

Item			Instruct	tion code		words	cycles			
Class ification	Mnemonic	D ₉ D ₈	D7D6D5D4	D ₃ D ₂ D ₁ D ₀	Hexa- decimal	9	No. of cy	Functions	Skip conditions	Flag CY
dress	LXY x, y	0 1	1 x x x	уууу	18y + x	1	1	$(X)\leftarrow x$, where, $x=0\sim 7$ $(Y)\leftarrow y$, where, $y=0\sim 15$	Consecutively described	×
RAM address	INY DEY	00	0010	0000	020 021	1	1	$(Y) \leftarrow (Y) + 1$ $(Y) \leftarrow (Y) - 1$	- -	×
Register to register transfer	TAB TBA	0 0	1001	0111	097	1	1	(A) ←(B) (B) ←(A)	. —	×
ster	XAB	00	1001	0110	096	1	1	(A)↔(B)	_	×
regi	TAY	0 0	1000	0101	085	1	1	(A)←(Y)	_	×
ter to	TYA	00	0010	0011	023	1	1	(Y)←(A)	_	×
Regist	XDP	00	0010	0010	022	1	1	(DP)↔(DP')	_	×
ansfer	ТАМ ј	0 0	1010	0 j j j	O Aj	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \forall j$, where, $j = 0 \sim 7$	_	×
tor tr	XAM j	00	1010	1 j j j	8A0 +	1	1	(A)↔(M(DP))	_	×
RAM to accumulator transfer	XAMD j	0 0	1011	0 j j j	o Bj	1	1	$(X) \leftarrow (X) \ \forall j$, where, $j = 0 \sim 7$ $(A) \leftarrow (M(DP)), (Y) \leftarrow (Y) - 1$ $(X) \leftarrow (X) \ \forall j$, where, $j = 0 \sim 7$	(Y) = 15	×
RAM to	XAMI j	0 0	1011	1]]]	ов 8 + ј	1	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) + 1$ $(X) \leftarrow (X) \forall j, \text{ where, } j=0 \sim 7$	(Y)=0	×
	LA n	0 0	1101	nnnn	0Dn	1	1	$(A) \leftarrow n$, where, $n = 0 \sim 15$	Consecutively described	×
	AM	0.0	1000	1010	A80	1	1	$(A) \leftarrow (A) + (M(DP))$		×
	AMC	00	1000	1110	08E	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$		0/1
	AMCS	00	1000	1111	08F	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	(CY)=0	0/1
.º	An	00	1100	nnnn	0Cn	1	1	$(A) \leftarrow (A) + n$, where, $n = 0 \sim 15$	Carry = 0	×
Arithmetic	sc	00	0010	0100	024	1	1	(CY)←1	-	1
Aritl	RC	00	0010	0101	025	1	1	(CY)←0	-	0
	xc	0 0	0010	0110	026	1	1	(CY)↔(CY')	(0)()	(CY')
1	SZC AND	0 0	0011	1111	03F 086	1	1	Skip if (CY)=0 (A)←(A)∧(M(DP))	(CY)=0	×
	EXL	00	1000	0111	087	,	1	(A) ← (A) ∀ (M(DP))		×
	CMA	0 0	1000	1001	089	1	1	$(A) \leftarrow (\overline{A})$	—	×
,	RAR	0 0	1001	0000	090	1	1	$(An-1)\leftarrow(An)$ $(CY)\leftarrow(A_0), (A_3)\leftarrow(CY)$		(A ₀)
lation	SB i	0 0	1001	10ii	098 + i	1	1	$(Mi(DP))\leftarrow 1$, where, $i=0\sim 3$		×
Bit manipulati	RB i	00	1001	11ii	09C	1	1	$(Mi(DP))\leftarrow 0$, where, $i=0\sim 3$	_	×
Bitπ	SZB i	00	0011	0 0 i i	031	1	1	Skip if $(Mi(DP)) = 0$, where, $i = 0 \sim 3$	(Mi(DP))=0 where, i=0~3	
	SEAM	00	1000	0011	083	1	1	Skip if $(M(DP)) = (A)$	(M(DP))=(A)	×
Jr.e	SEY y	00	0100	уууу	04 y	1	1	Skip if $(Y)=y$, where, $y=0\sim15$	(Y) = y, where, $y = 0 \sim 15$	1 1
Compare	SEI n	00	0101	n n n n	05 n	1	1	Skip if (A)=n, where, $n=0\sim15$	(A) = n, where, $n = 0 \sim 15$	×
	SCOM	00	0000	0001	001	1	1	Skip if $(SCA=0)$ and $(SCB=0)$	SCA = 0 and $SCB = 0$	×



M158496-XXXP

Item			Instructio	n code		8	8			Τ.
Class fication	Mnemonic	D ₉ D ₈	D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	Hexa- decimal	No. of words	No. of cycles	Functions	Skip conditions	Flag CY
	Вху	1 1	0 x x x	уууу	Зху	1	1	(PCL)←16x+y	_	×
	(Note 2)					}		(PCH)←15, (PCL)←16x+y		
	BL pxy	00	0111	PPPP	07p	2	2	(PCH)←p	_	×
		1 1	0 x x x	уууу	Зху			(PCL)←16x+y		
Branch	BA xX	11	1 x x x	xxxx	38X + x	1	1	(PCL)←16x+(A)	-	×
	(Note 2)							(PCH)←15, (PCL)←16x+(A)	1	
	BLA pxX	00	0111	pppp	07p	2	2	(РСн)←р		×
		11	1 x x x	xxxx	38X *		:	(PCL) ←16x + (A)		
	ВМ ху	1 0	0 x x x	уууу	2xy	1	1	(SK2)←(SK1)←(SK0)←(PC) (PCH)←14, (PCL)←16x+y	_	×
	(Note 2)							(PCH)←14, (PCL)←16x+y		
e call	BML pxy	00	0 1 1 1 0 x x x	P P P P y y y y	07p 2xy	2	2	(SK2)←(SK1)←(SK0)←(PC) (PCH)←p, (PCL)←16x+y	_	×
Subroutine call	BMA xX	1 0	1 x x x	xxxx	28X + x	1	1	(SK2)←(SK1)←(SK0)←(PC) (PCH)←14, (PCL)←16x+(A)	_	×
	(Note 2)					ĺ		(PCH)←14, (PCL)←16x+(A)		1
	BMLA pxX	0 0	0 1 1 1 1 x x x	рррр Х X X X	07p 28X	2	2	(SK2)←(SK1)←(SK0)←(PC) (PCH)←p, (PCL)←16x+(A)	_	×
	RTI	0 0	0011	0110	x 036	1	1	(PC)←(SK0)←(SK1)←(SK2)	_	×
Return	DT.			0100	004	١.		Restore interrupt skip flags		
Œ.	RT RTS	00	0011	0100	034	1	1	(PC)←(SK0)←(SK1)←(SK2) (PC)←(SK0)←(SK1)←(SK2)	Unconditional	×
	DIKS	0 0	0001	0001	011	1	1	(K)←0, (S)←0	 	×
	iK	00	1001	0010	092	1	1	(A)←(K)	same.	×
l	ıs	00	1001	0011	093	1	1	(A)←(S)	_	×
	SFK	0 0	0001	0010	012	1	1	(K)←(A)	-	×
	SFS SD	0 0	0001	0011	013	1	1	$(S) \leftarrow (A)$ $(D(Y)) \leftarrow 1$, where, $0 \le (Y) \le 10$	_	×
	RD	00	0010	1001	029 02D	1	1	$(D(Y)) \leftarrow 1$, where, $0 \leq (Y) \leq 10$ $(D(Y)) \leftarrow 0$, where, $0 \leq (Y) \leq 10$		×
	ADRT	0 0	0001	1110	01E	1	1	(D)←0	_	×
output,	OTAD	00	0001	1100	01C	1	1	$(D7 \sim D4) \leftarrow (B)$ $(D3 \sim D0) \leftarrow (Y)$	_	×
ut/or	SF m	00	0110	0 m m m	06m	1	1	$(Fm) \leftarrow 1$, where, $m = 0 \sim 7$		×
Input/	RF m	00	0110	1 mmm	068 + m	1	1	$(Fm) \leftarrow 0$, where, $m = 0 \sim 7$		×
	OTRO mn	0 1	0 m m m	nnnn	1 mn	1	1	$(F_0 \sim F_3) \leftarrow n$, where, $n = 0 \sim 15$ $(F_4, P_0, P_1) \leftarrow m$, where, $m = 0 \sim 7$		×
	SPO	00		1000	018	1	1	(P ₀)←1, where output 1 machine cycle	_	×
	SP1		0001	1010	01A	1	1	(P1)←1, where output 1 machine cycle	_	×
	TLC	00	0001	0000	010	1	1	$(R(LC_0)) \leftarrow (Ai)$, where, $i = 0 \sim 3$ $(R(LC_{n+1})) \leftarrow (R(LC_n))$		×
	ELC	0 0	0001	0111	017	1	1	(R(LCn+1))←(R(LCn)) (P(LCn))←(R(LCn)) (P(COMn))←(R(COMn))	_	×
	DLC	00	0001	0101	015	1	1	$(P(LCn)) \leftarrow (R(LCn))$ $(P(COM)) \leftarrow \frac{1}{2}(Voc - VLCD) + VLCD$	_	×

M58496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Item			Instructio	on code		ords	cycles			გ
Class ification	Mnemonic	D ₉ D ₈	D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	Hexa- decimal	No. of words	No. of cy	Functions	Skip conditions	Flag C
	EIA	0 0	0000	0010	002	1	1	Enables interruption of INT _A signal.	_	×
:	DIA	00	0000	0011	003	1	1	Disables interruption of INT _A signal.	_	×
nterrupt	EIB	00	0000	0100	004	1	1	Enables interruption of INT _B signal.		×
Inte	DIB	00	0000	0101	005	1	1	Disables interruption of INT _B signal.	_	×
	EIT	00	0000	1000	008	1	1	Enables interruption of INT _T signal.	_	\times
	DIT	00	0000	1001	009	1	1	Disables interruption of INT _T signal.		×
Timer	STM	0 0	0000	1010	00A	1	1	(TM)←(A), (TM F/F)←0 7-bit prescaler presetting	_	×
-	ттм	00	0000	1110	OOE	1	1	Skip if (TM F/F)=1	(TM F/F)=1	×
lo	тск	0 0	0000	1111	OOF	1	1	Skip if (CK F/F)=1	(CKF/F)=1	×
ontro	POF1	00	0000	1100	000	1	1	(CK F/F)←0	_	×
-<	POF2	00	0000	1011	ООВ	1	1	(PW F/F)←0	_	×
ddn	TPW	00	0001	1111	01F	1	1	Skip if $(PW F/F) = 1$	(PWF/F)=1	×
Power supply control	DETS	00	0000	0110	006	1	1	(DET F/F)←1	_	×
Pov	DETR	00	0000	0111	007	1	1	(DET F/F)←0	*******	×
	SDET	00	0000	1101	OOD	1	1	Skip if (BDout) = 1	(BDout)=1	×
Misc.	NOP	0 0	0000	0000	000	1	1	No operation	_	×

Note 1: When the M58496-XXXP generates a skip it is not necessary to increment the program counter so no additional cycles are required for

Instructions B, BA, BM or BMA execute the second function of the functions column when executed, provided that none of instructions RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.

Symbol	Meaning	Symbol	Meaning
Α	4-bit register (accumulator)	P(COMn)	Common output port for liquid crystal display
Δi	Indicates the bits of register A. Where i=1~3	P(LCn)	Segment output port for liquid crystal display
В	4-bit auxiliary register	PW F/F	1-bit power supply control flag display
BDout	Battery detector signal	R(COMn)	Common register for liquid crystal display (4 bits)
CK F/F	1-bit 1-second flag	R(LCn)	Segment register for liquid crystal display (25 bits)
CY	ī-bit carry flag	S	4-bit I/O port
CY'	1-bit carry flag	SCA	Output of bit A of control counter for liquid crystal display
D	11-bit output port	SCB	Output of bit B of control counter for liquid crystal display
Di	Indicates the bits of port D. Where i=0~3	SKO	11-bit stack register
D(Y)	The bit of port D addressed by Y	SK1	11-bit stack register
DP	7-bit data pointer composed of register Y, X	SK2	11-bit stack register
		TM	4-bit timer/counter
Y, Y'	4-bit register	TM F/F	1-bit timer/counter flag
x, x'	3-bit register	xx	2-bit binary variable
DP'	7-bit data pointer	уууу	4-bit binary variable
DET F/F	1-bit battery detector flag	mmm	3-bit binary variable
F	8-bit output port	nnnn	4-bit binary variable
Fi	Indicates the bits of port F. Where i=0~7	ii	2-bit binary variable
κ .	4-bit I/O port	iji	3-bit binary variable
M (DP)	4-bit data of memory addressed by data pointer DP	XXXX	4-bit unknown binary variable (the value does not affect
i		←	Indicates direction of data flow execution)
Mi(DP)	A bit of data of memory addressed by data pointer DP	()	Indicates contents of register memory, etc.
·	where i=0~3	∀	Exclusive OR
PC	11-bit program acounter composed of PC _L , PC _H	\wedge	AND
		_	Negation
PCL	Low-order 7 bits of the program counter	X	Indicates flag is unaffected by instruction execution
PCH	High-order 4 bits of the program counter	хy	Label used to indicate the address xxx yyyy
Po l	1-bit output port	C + ×	Hexadecimal number C + binary number-X
P1	1-bit output port		



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.3~6.0	V
Vı	Input voltage	With respect to V _{SS}	-0.3~V _{CC} +0.3	V
Vo	Output voltage		0 ~V _{CC}	V
Pd	Power dissipation	Ta=25°C	300	mW
Topr	Operating free-air temperature range		0 ~50	°C
T _{stg}	Storage temperature range		−40 ~ 125	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~50°C, unless otherwise noted)

		Limits						
Symbol	Parameter	Min	Nom	Max	Unit			
Vcc	Supply voltage	4.5	5	5.5	V			
Vss	Supply voltage		0		V			
VLCD	Liquid crystal supply voltage		0.8	·	V			
V _{IH}	High-level input voltage	V _{CC} -0.8		Vcc	, V			
VIL	Low-level input voltage	0		0.8	V			
fxin	Oscillator frequency	2		4.2	MHz			
fφ	Internal clock oscillator frequency	250		525	kHz			

ELECTRICAL CHARACTERISTICS (Ta=0~50°C, V_{CC}=5V±10%, V_{SS}=0V, f_{XIN}=2~4. 2MHz, unless otherwise noted)

	_	-		Limits		11.5
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
Юн	High-level output current, port D	Vон=(V _{CC} -0.5)V	-0.4	-0.8		mA
Юн	High-level output current, ports F, P, K, and S	Vон=(V _{CC} -0.5)V	-0.4	-0.6		mA
loL	Low-level output current, ports F, P, K, and S	VoL=0.5V		2	20	μΑ
Voн	High-level output voltage, port LC	V _{CC} =5V, V _{LCD} =0.8V, Ta=25°C	3.75	3.95		V
Voн	High-level output voltage, port COM	V _{CC} =5V, V _{LCD} =0.8V, Ta=25°C	4.8	5		V
Vox	Medium-level output voltage, port COM (Note 1)	V _{CC} =5V, V _{LCD} =0.8V, Ta=25°C	2.7	2.9	3.1	٧
VoL	Low-level output voltage, port LC	V _{CC} =5V, V _{LCD} =0.8V, Ta=25°C		1.85	2.05	٧
VoL	Low-level output voltage, port COM	V _{CC} =5V, V _{LCD} =0.8V, Ta=25°C		0.8	1	٧
lcc	Supply current, full operating condition	V _{CC} =5V, Ta=25°C, Output pins open		0.7	1	mA
lcc	Supply current, partial operating condition	V _{CC} =5V, Ta=25°C, Output pins open		200	300	μΑ
ILCD	Liquid crystal supply current, full operating condition	V _{CC} -V _{LCD} =4.2V, Ta=25°C, Output pins open		60	120	μΑ
Ci	Input capacitance	V _{CC} =V _I =V _O =V _{SS} , f=1MHz, 25mVrms		7	10	pF
Cicxin	Oscillator input capacitance	V _{CC} =X _{OUT} =V _{SS} , f= 1MHz, 25mVrms		7	10	pF
V _{BD}	Battery voltage detection voltage range (Note 2)	10kΩ≤R _{BD} ≤200kΩ, Ta=25°C	4.5		5.5	· V

Note 1. V_{OX} is the medium level of the 3-level output of port COM.

The detection resistance R_{BD} is connected between the V_{SS} and pin BDIN
 Currents are taken to be positive when flowing into the IC with minimum and maximum values taken as absolute values.

M158496-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

TIMING REQUIREMENTS (Ta=0~50°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted)


	D	Test conditions			Unite	
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
tsu (K-XIN)	Data setup time before clock input, port K inputs		0			μs
tsu (s-x _{IN})	Data setup time before clock input, port S inputs		0			μs
tsu (INTA-XIN)	Data setup time before clock input, INT _A input		0			μs
tsu (INT _B -X _{IN})	Data setup time before clock input, INT _B input	f _{\$\phi\$} =525kHz	0			μs
t _{h(K-XIN})	Data hold time after clock input, port K inputs	(Note 1)	0.4			μs
th(S-XIN)	Data hold time after clock input, port S inputs		0.4			μs
th(INTA-XIN)	Data hold time after clock input, INT _A input		0.4			μs
t _{h(INTB} -X _{IN})	Data hold time after clock input, INT _B input		0.4			μs


Note 1. $f\phi=1/8$ f_{XIN} which corresponds to the internal clock frequency.

SWITCHING CHARACTERISTICS (Ta=0~50°C, V_{CC}=5V±10%, V_{SS}=0V, unless otherwise noted)

Symbol	D	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min	Тур	Max	Onit
t _{PLH} (X _{IN} -D)	Low-to-high-level propagation time from clock input to port data output, port D	f _ø = 525kHz		0.7	1,5	μs
t _{PLH} (X _{IN} -F)	Low-to-high-level propagation time from clock input to port data output, port F, P, K, and S	R _L = 20kΩ		0.7	1.5	μS
t _{PHL} (X _{IN} -D)	High-to-low-level propagation time from clock input to port data output, port D	C ∟= 100pF		2.2	3.0	μs
t _{PHL} (x _{IN} -F)	High-to-low-level propagation time from clock input to port data output, port F. P, K, and S	(Note 2)		2.2	3.0	μs

Note 2. Measurement circuit





BASIC TIMING CHART (Note 2)

M	achine cycle		М	1	
Signal name	Symbol State	Т1	T ₂	Т3	Т4
Clock signal (Note 1)	φ				
Timing output	T ₂			1	
Port D output	$D_0 \sim D_{10}$		X		
Port F output	F ₀ ~F ₇		X		
Port P output	P ₀ 、P ₁				
Port K output	K ₀ ~ K ₃		X		
Port K input	K ₀ ~ K ₃				
Port S output	S ₀ ~ S ₃		X		
Port S input	$S_0 \sim S_3$	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX			
Interrupt request input	INT _A , INT _B			XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	

Note 1: Internal clock signal which is 1/8 of basic oscillation frequency.

2: indicates an invalid signal input.

INSTRUCTION FETCH TIMING

	Machine cycle		N	1i			Mi	+ 1			Mi	+2	
Instruction cycle	State	T ₁	T ₂	Тз	T ₄	T ₁	T ₂	T ₃	T ₄	Tı	T ₂	Т3	Т4
Instruction fetch							(Note 3)						
Instruction execution					-				(Note 4)				

Note 3: Instruction fetch time can differ depending on the types of the instructions.

4: The instruction which was fetched in the preceding cycle is executed.

5: The execution of the instruction and addressing of ROM and RAM are performed simultaneously.

I/O INSTRUCTION EXECUTION TIMING

	Machine cycle:		١	Иi			Mi	+1			Mi	+2	-
Signal name	Symbol State	T ₁	T ₂	T ₃	T ₄	Т1	T ₂	T ₃	T4	T ₁	T ₂	T ₃	Т4
Port D output	$D_0 \sim D_{10}$		\times	†									
Port F output	F ₀ ~F ₇		X										
Port P output .	P ₀ 、P ₁		<u>/</u>				\			(Note 6)			
Port K output	K ₀ ~ K ₃		\times										
Port K input	K ₀ ∼K ₃			$\times\!\!\times\!\!\times$	$\times\!\!\times\!\!\times$		$\times\!\!\times\!\!\times$	XXXX	XXXX	XXXX	$\times\!\!\times\!\!\times$	$\times\!\!\times\!\!\times$	XXX
Port S output	$S_0 \sim S_3$												
Port S input	S ₀ ~ S ₃						$\times\!\!\times\!\!\times$	XXXX	XXXX	XXXX	XXX	$\times\!\times\!\times$	XXX
Port LC output	LC0~LC24		\times	(Note 7)									
Port COM output	COM ₀ ~COM ₃			(Note 8)								


Note 6: When an OTRO instruction is executed, the output is latched.

Output voltage of port LC depends upon power supply V_{LCD} for the liquid crystal display.
 Output voltage of port COM has 3 levels depending on the power supply V_{LCD} for the liquid crystal display.

MITSUBISHI MICROCOMPUTERS


SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BRANCH AND SUBROUTINE CALL INSTRUCTION EXECUTION TIMING (Note 1)



Note 1: The instructions BA, BMA, BLA and BMLA have the same execution timing as B, BM, BL and BML respectively as shown. The only difference is that (PCL) + xy is replaced by $(PC_i) \leftarrow x(A)$.

INTERRUPT EXECUTION TIMING (Note 2)



When the instruction executed in the machine cycle M_{i+1} is a BL, BML, BLA or BMLA, the value of address 2 of page 0 is stored in the program counter during M_{i+3} . The interrupt request input INT_B has the same execution timing as INT_A. If the input is low level in the machine cycle M_{i-1} and high level in the machine cycle M_{i} . the interrupt is executed during the interrupt enable state.

DESCRIPTION

The M58497-XXXP is a single-chip 4-bit microcomputer fabricated using CMOS technology. Its features are liquid crystal display direct drive circuit, current saving circuit for back-up of a 15-stage frequency divider and RAM.


The device is designed for applications in which clock and liquid crystal display functions are included and where the low-power dissipation achieved by CMOS is especially important.

FEATURES


- Single 4.5V power supply
- Internal oscillator circuit
- Internal 15-stage frequency divider
- Internal current saving cirucit
- Internal low-voltage detector circuit

- Output ports for liquid crystal display
 Segment signals (port LC) 26 bits

Common signals (port COM) 2 bits



•	I/O ports (ports K and S)	2 x 4 bits
•	Output port (port D)	11 x 1 bit
•	Output port (port F)	8 x 1 bit
•	Output port (port P)	2 x 1 bit
	Interrupt function 4 factor	





M58497-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

APPLICATIONS

- Electronic tuners for radios and TVs
- Medical equipment
- Measurement instruments
- Vending machines

FUNCTION

The M58497-XXXP consists of a 2,048 word x 10-bit mask ROM, 128 word x 4-bit RAM, 4-bit arithmetic logic unit, oscillator circuit, 15-stage frequency divider, power saving backup circuit for the RAM memory, low-voltage detector circuit, 4-bit timer, interrupt circuit, and liquid crystal display direct drive circuit. By connecting external 256-word x 4-bit CMOS RAMs to this 4-bit microcomputer, RAM capacity can be easily expanded.

The ROM is capable of storing 16 pages of 128 words of program, addresses being specified by the program counter. The program counter consists of a 7-bit address designating counter and a 4-bit page designating counter. Wrap-around to address zero is automatic after exceeding the address 127. The return address from subroutines and interrupts is stored in a stack register of 11 bits x 3 levels.

When an interrupt request has occurred, control is transferred to a fixed address as follows. If the case of internal power-on reset (RESET(ON)), the program is set to page 0, address 0, for the INT_A signal it is set to page 0, address 2, for the INT_B signal it is set to page 0, address 4,

and for the output signal INT_T (1 second signal) of the 15-stage frequency divider, it is set to page 0, address 8.

The internal RAM is configured as 8 files of 16 words, addressed by the 7-bit data pointer. A 16 file x 16 digit external expansion memory can be addressed using 8 bits of address composed of the 4-bit register Y and 4-bit register B.

RAM addressing, register-to-register transfers, RAM-accumulator transfers, arithmetic operations, input/output operations, and timer operations are performed chiefly through the 4-bit register A (accumulator).

The current saving circuit used in conjunction with the 15-stage frequency divider and RAM can be controlled by the RESET (PW) input and program instructions.

The low-voltage detector circuit is operative when using a battery power source, and can be program controlled to provide an appropriate output upon sensing a low voltage level

Direct drive of a liquid crystal display is possible using the 26 LC pins and 2 COM pins. 1/2 duty cycle and 1/2 bias or static drive is possible.

The output port D consists of 11 individually latched bits, and in addition to the ability to output a single bit, the position of which is determined by the contents of the data point register Y, 8 bits of the port D can be used as the external RAM address signal output.

Output port F consists of 8 individually latched bits that can be used to output data. It can be set or reset using program instructions.

PERFORMANCE SPECIFICATIONS

	Parameter		Performance			
Number of basic instruction	S		77			
Execution time of basic inst	ructions (one-word instru	iction)	17.6μs (V _{CC} =4.5V, f=455kHz)			
Clock frequency			120~260kHz			
	ROM		2,048 words x 10 bits			
Memory capacity	Internal RAM		128 words x 4 bits			
	External RAM		256 words x 4 bits			
	LC	Liquid crystal display output.	26 bits			
	СОМ	Liquid crystal display output	2 bits			
	К	Input	4 bits			
	N	Output	4 bits			
I/O ports	S	Input	4 bits			
	3	Output	4 bits			
	D	Output	11 x 1 bit			
	F	Output	8 x 1 bit			
	Р	Output	2 x 1 bit			
Frequency divider			15-stage built-in divider			
Current saving circuit			Built-in			
Low-voltage detector circuit			Built-in			
Subroutine nesting			3 levels (including 1 level of interrupt)			
Interrupt requests			4 factors, 1 level			
Clock generator circuit			Built-in (for use with 455kHz ceramic filter externally connected)			
Input/output ports	Output voltage		6V (max)			
input/output ports	Output current (IOL)	1.8mA (min)			
Supply voltages	Vcc		4.5V (nom)			
Supply voltages	V _{SS}	11.1.46.4.16.92	0V			
Liquid crystal display driving	voltage V _{LCD}		1.3V (nom)			
Element structure			CMOS			
Package			72-pin plastic molded flat package			
Power dissipation	In full operation		2mW (nom) (V _{CC} =4.5V, f=455kHz)			
(open output terminals)	Divider and RAM in	the idle state	90 μW (nom) (V _{CC} =4.5V, f=455kHz)			



Output port P consists of 2 pins through which a synchronous signal of one machine cycle width can be output by program instructions.

Seven bits of output port F and P can be used to directly fetch the immediate field of the ROM.

The I/O ports K and S consist of 4 bits through which data can be transferred to and from register A.

PIN DESCRIPTIONS

Pín	Name	Input or output	State at reset (internal power-on)	Function
XINO	Clock oscillator input	Input	_	These are the clock input and output pins. A ceramic element or other frequency determing element is connected between pins X_{INO} and X_{OUTO} . When an external
Хоито	Clock oscillator output	Output	_	clock is used, connect the clock source to the X _{INO} pin and leave the X _{OUTO} pin open.
X _{IN1}	Divider clock input	Input	-	These are the divider clock input and output pins. The quartz crystal that determines
Хоит1	Divider clock output	Output	_	the reference oscillation frequency is connected between pins $X_{\mbox{IN1}}$ and $X_{\mbox{OUT1}}$.
RESET(DV)	Divider reset input	Input	_	This is the divider reset input for the 15-stage divider circuit used to divide the 32k Hz crystal reference signal.
BDIN	Low-voltage detector input	Input		A built-in low-voltage detector circuit has been provided. A resistor should be connected to the BDIN pin for voltage sensing.
INTA	Interrupt request A signal	Input	Interrupt disable	These input signals are for an interrupt request. The request is accepted on the rising edge of the signal. In addition to these external input signals, an interrupt request
INТв	Interrupt request B signal	Input	Interrupt disable	INT _T from the 15-stage frequency divider output signal is also treated as an interrupt.
LC ₀ ~ LC ₂₅	Liquid crystal display segment outputs	Output		These liquid crystal display outputs are suitable for driving a liquid crystal display at 1/2 duty cycle and 1/2 bias. The output ports for direct drive of such liquid crystal
COM ₀ ~ COM ₁	Liquid crystal display common outputs	Output	<u>-</u>	displays are port LC (LC ₀ \sim LC ₂₅) for the segments and port COM (COM ₀ \sim COM ₁) for the common outputs.
VLCD, ½VLCD	Power supply for liquid crystal display	_	-	These are the liquid crystal display power supply pins for segment signals and common signals.
D ₀ ~D ₁₀	Output port D	Output	High level	This output port consists of 11 bits, each of which is individually latched and can be selected to be set or reset according to the contents of register Y. In addition, 8 bits of this port can be used to fetch an 8-bit address for external RAM.
F ₀ ~F ₇	Output port F	Output	High level	This output port consists of 8 bits, each of which is individually latched and can be set or reset using machine instructions.
P ₀ , P ₁	Output port P	Output	High level	This output port consists of 2 bits from which one synchronous signal of one machine cycle width can be output per instruction. The 7-bit immediate field of an instruction can be output through this port in combination with 5 bits of port F.
K ₀ ~K ₃	Input/output port K	Input/output	High level	Ports K and S are 4-bit latched input/output ports through which data can be trans-
S ₀ ~ S ₃	Input/output port S	Input/output	High level	ferred to and from register A (accumulator). When the output is programmed high, the high-impedance state is enabled allowing use of the pins as input pins.
T ₂	Timing output	Output	_	This timing output is used for testing the device.
RESET _(PW)	Power-on reset input	Input	Low level	When the internal power supply is switched on, a built-in automatic reset circuit generates a high-level reset signal that resets the I/O ports and starts the system.



M58497-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

DESCRIPTION OF BASIC FUNCTIONAL BLOCKS Program Counter PC

The program counter is an 11-bit address register. The 4 high-order bits are used to designate the page number and are as a group called PCH. The 7 low-order bits are used to designate the address on the page and as a group are called PC₁. The PC designates the address of the 2048 words by 10-bit mask-programmable ROM. The ROM is organized into 16 pages of 128 words. As instructions are fetched from ROM, PCL is incremented, so that, unless there is a branch, executed instructions are fetched and executed in sequence. Care must be taken when the last instruction on a page (address 127) is executed, because when PC_L is incremented it becomes zero with a carry, but the carry is disregarded so that the next instruction to be fetched will be the instruction at the first address of the same page. Therefore, to move to the next page, PC_H must be modified by using branch instructions such as BL, BML, BLA, and BMLA.

Pages 14 and 15 are special pages set aside to accommodate subroutines. Page 14 can be used to store subroutines, which are callable from pages other than page 14 by using the instructions BM and BMA which can be used as single-instructions to call page 14 subroutines.

When BM or BMA instructions are executed within page 14, they are equivalent to the branch instructions B and BA. When B or BA instructions are executed within page 14, a branch to the specified address on page 15 is executed.

Stack Registers SK₀, SK₁, SK₂

The 3-level stack register consists of 11-bit registers for storing the contents of the program counter when control is transferred from the main program to a subroutine or interrupt. Subroutines can use 3 levels, so that when 1 level is used for an interrupt routine 2 levels are reserved for subroutine nesting.

Data Pointers DP, DP'

The data pointer is used to designate the address of RAM or the bit position of output port D and consists of the 3-bit register X and the 4-bit register Y. The internal RAM is organized as 8 files of 16 words. Register X designates the file and register Y designates the word position of a file or the bit position of the output port D.

The data pointer DP' is selected by software during interrupt processing, leaving the contents of DP saved (unchanged).

The external RAM memory is organized as 16 files of 16 words that can be added to the system to expand memory capacity. Register Y is used to designate the word position of a file while register B designates the file itself.

Register A (Accumulator) and Carry Flags, CY, CY'

Register A is the 4-bit accumulator which forms the heart of the 4-bit microcomputer. Data processing operations such as arithmetic, transfer, exchange, conversion, and input/output operations are executed basically through this register.

The carry flag CY are used to store the carry or borrow from the most significant bit of the arithmetic unit resulting from the execution of various instructions. It can be tested and used for a variety of purposes. In principle, it acts as a 1-bit flag.

The carry flag CY' is used during interrupt processing to save the contents of the carry flag CY.

Register B (Auxiliary Register)

This register consists of a 4-bit register used for temporary storage as well as designate the file number of external RAM.

4-Bit Arithmetic Logic Unit

This unit is used to perform 4-bit arithmetic and logical operations and consists of a 4-bit adder and the associated logic circuitry. It is used to perform operations such as additions, complementing, logical and arithmetic comparisons, and bit manipulation.

Frequency Divider and Timer

A 15-stage frequency divider is used to divide the basic oscillator frequency. It is connected to the oscillator source device through pins X_{IN1} and X_{OUT1} . The frequency divider generates the interrupt request signal INT $_{\text{T}}$ which is input to the interrupt control circuit. It also sets the CK flag for controlling the power saving circuit.

The basic oscillator circuit for the timer is the timing signal T₂. The timer consists of a 6-bit prescaler and a 4-bit counter. The timer flags TMF/F are set when a timer overflow occurs and sensed by the TTM instruction. The 4-bit timer counter is set by the STM instruction. Prescaler and timer flags are reset at the same time.

Power Saving Circuit

The power saving circuit is controlled by the CK flag and PW. Its output is sent to the built-in power supply reset circuit and causes the generation of an interrupt request signal RESET(ON). Control is unconditionally transferred to address 0 on page 0 and results in the resetting of I/O ports. The interrupt request signal RESET(ON) is generated on the rising edge of the built-in power supply reset output. The built-in power supply may be switched off by means of either an external signal or stop instruction, but power is maintained to the following circuits:

1. Internal data memory (RAM)



- 2. Divider Clock oscillator circuit
- 3. 15-stage frequency divider
- 4. Low-voltage detector circuit
- 5. Power saving circuit

Low-Voltage Detector Circuit

The low-voltage detector circuit is effective when using the M58497-XXXP with a battery power supply. The resistor which is used to determine the low sensing voltage is connected to the BDIN pin. A voltage falling below this level is sensed by the program and can be displayed by using an output port.

Interrupt Functions

Four factors in one level of hardware interrupt functions have been provided. The four interrupt request sources consist of the external interrupt requests INT_A and INT_B , the internal power-on reset output $\mathsf{RESET}(\mathsf{ON})$, and the 15-stage frequency divider output INT_T . Interrupt is enabled by the instructions EIA , EIB , and EIT , and disabled by the DIA, DIB, and DIT instructions respectively. Interrupt requests generated by the internal power supply by means of the reset output $\mathsf{RESET}(\mathsf{ON})$ cannot be disabled and will cause an unconditional hardware initialization whenever received.

In the interrupt enable state, interrupt requests INT_A and INT_B are accepted on the rising edge of these signals. When an interrupt request is received when interrupt is disabled, interrupt processing does not occur but the interrupt request is stored in a latch so that when the interrupt disable condition is cancelled the appropriate interrupt enabling instruction can be used to execute the interrupt routine immediately.

One level of the 3-level stack register is required when using an interrupt program. This leaves the remaining two levels available for subroutine processing. After an interrupt is processed, control is returned to the main program by means of an instruction such as RTI. Care must be taken, however, after starting an interrupt program to save the content of data pointer DP, register A, carry flag CY, and any other registers used by the interrupt program so that the contents may be restored before returning to the main program.

When an interrupt has been accepted, the micro-computer internal states are as follows.

(1) Program counter

The main program current address is stored in the stack register. Control is transferred to address 0 page 0 by a RESET(ON) interrupt, to address 2 page 0 by an INT_A interrupt to address 4 page 0 by an INT_B interrupt, and to address 8 page 0 by an INT_T interrupt. Note, however, that for the RESET(ON) signal the instruc-

tion on address 0 page 0 is invalid.

(2) Interrupt Enable Flags

If any of the four available interrupt factors are executed, all the interrupt enable flags are reset and the interrupt disable state is entered.

(3) Skip flags

Skip flags have been provided to indicate skip conditions for skip or continuous skip instructions. These are provided for all stacks, the stack flags being saved and the skip condition for an interrupt being held in memory.

General-Purpose I/O Ports K, S, F, P and D

These 4-bit and 1-bit general-purpose registers are used for such operations as data transfers to and from register A, instruction transfers, 1-bit transfers as selected by register Y, storage of the 7-bit immediate filed of instructions fetched from ROM, and data transfers between external RAM. Each output circuit is a latched CMOS circuit.

Input/output ports K and S are 4-bit ports, capable of data transfer with register A. When used as input ports, the DIKS instruction is used to reset the output latches.

The output port F consists of an 8-bit port with each bit independently latched. Each bit is settable and resettable by means of the SF and RF instructions respectively.

Output port P is a 2-bit port which is normally at the high level. The instructions SP_0 and SP_1 can be used to generate a low-level synchronous signal for one machine cycle.

Seven bits of the output ports F and P can be used to directly fetch the ROM immediate field value (7 bits) by means of the OTRO instruction.

The output port D consists of 11 bits independently latched. The contents of register Y indicate the individual bit to be set by the SD instruction or to be reset by the RD instruction. The 8-bit address of external memory (RAM) is output by means of this port.

Liquid Crystal Display Drive Circuit

The liquid Crystal display direct drive circuit consists of the following units. A block diagram of these units is shown in Fig. 1.

(1) Liquid crystal display control counter

This 2-bit quaternary counter counts down under control of the ELC instruction. The contents of this counter select 1 bit of register A and transfer data sequentially to the segment register RLC by a TLC instruction while determining the frame frequency by means of transferring the contents of the counter to the common register RCOM.

(2) Register A

This 4-bit register serves as an accumulator. Its func-



tions include microcomputer processing, control, and central processing for input and output.

(3) Segment Register RLC

This 26-bit serial register is used to store selected single data bit from register A by means of the TLC instruction. It shifts single bit in order and temporarily stores the segment signals for the liquid crystal display.

(4) Common Register RCOM

This 2-bit register is used to convert the contents of the liquid crystal display control counter to the common signals required for the display.

(5) Port LC

This 26-bit latched port is used to store data in parallel by means of the ELC or DLC instructions from the segment register RLC. It provides two levels of bias, the liquid crystal drive voltage $V_{\rm LCD}$ and the supply voltage $V_{\rm CC}$.

(6) Port COM

Port COM consists of 2 latched bits used for parallel storage of data transferred from the common register RCOM by the ELC and DLC instructions. It provides 3 levels of bias including liquid crystal drive voltage (V_{LCD} , 1/2 V_{LCD}) and the supply voltage V_{CC} .




Fig. 1 Liquid crystal display drive circuit block diagram

Reset Function

As shown in Fig. 2, when a low level of at least 10ms is applied to the M58497-XXXP RESET(PW) input pin, all input/output ports are reset and interrupt is disabled. (Refer to the section on Power-on Reset States in the pin descriptions.) Next, when the RESET(PW) input is set to high, the internal power-on reset output RESET(ON) causes the generation of an interrupt and the program coutner is set to address 0 on page 0 as the starting address.




Fig. 2 Power-on reset circuit

Clock Generator Circuit

A built-in clock generator circuit has been provided for use with a ceramic element connected between the clock input and output pins. In addition, an external clock source may be input at pin X_{INO} , leaving X_{OUTO} open. Circuit examples are shown in Fig. 3 and Fig. 4.

Documentation Required Upon Ordering

The following information should be provided when ordering a custom mask.

- (1) M58497-XXXP mask confirmation sheet
- (2) ROM data 3 EPROM sets
- (3) Oscillation frequency selection

On confirmation sheets

(4) Frequency divider output selection (1Hz/2Hz)

On confirmation sheets




Fig. 3 Externally connected ceramic filter




Fig. 4 External clock input circuit

Ŀ

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

INSTRUCTION CODE LIST (Note 1)

							11010															
D,	~ D.	00 0000	00 0001	00 0010	00 0011	00 0100	00 0101	00 0110	00 0111	00 1000	00 1001	00 1010	00 1011	00 1100	00 1101	00 1110	01 0000 1 01 0111	01 1000 (01 1111	10 0000 10 0111	10 1000	11 0000 1 11 0111	11 1000 5 11 1111
Hexad	lecin nota	tion		-		-						-			-		01 0111	l				
D ₃ ~D ₀	_	0 0	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0.8	0 9	0 A	0 B	0 C	0 D	0E ~ 0F	10~17	18 ~ 1F	20~27	28 2F	30~37	38 ~ 3F
0000	0	NOP	TLC	INY	SZB 0	SEY 0	SEI 0	SF 0	BL BLA BML BMLA	-	RAR	TAM 0	XAMD 0	A 0	LA O	-	отво	LXY	ВМ	ВМА	В	ВА
0001	1	scom	DIKS	DEY	SZB 1	SEY 1	SEI 1	SF 1	BL BLA BML BMLA	_	-	TAM 1	XAMD 1	Α 1	LA 1	_	отно	LXY	ВМ	ВМА	В	ВА
0010	2	EIA	SFK	XDP	SZB 2	SEY 2	SEI 2	SF 2	BL BLA BML BMLA	*	ΙK	TAM 2	XAMD 2	A 2	LA 2	-	OTRO	LXY	вм	ВМА	В	ВА
0011	3	DIA	SFS	TYA	SZB 3	SEY 3	SEI 3	SF 3	BL BLA BML BMLA	SEAM	ıs	TAM 3	XAMD 3	A 3	LA 3	-	OTRO	LXY	ВМ	ВМА	В	ВА
0100	4	EIB	*	sc	RT	SEY 4	SEI 4	SF 4	BL BLA BML BMLA	*	ТВА	TAM 4	XAMD 4	A 4	LA 4	-	OTRO	LXY	вм	ВМА	В	ВА
0101	5	DIB	DLC	RC	RTS	SEY 5	SEI 5	SF 5	BL BLA BML BMLA	TAY	_	TAM 5	XAMD 5	. А 5	LA 5	-	OTRO	LXY	вм	ВМА	В	ВА
0110	6	DETS	*	xc	RTI	SEY 6	SEI 6	SF 6	BL BLA BML BMLA	AND	ХАВ	TAM 6	XAMD 6	A 6	LA 6	_	отво	LXY	вм	ВМА	В	ВА
0111	7	DETR	ELC	*	*	SEY 7	SEI 7	SF 7	BL BLA BML BMLA	EXL	ТАВ	TAM 7	XAMD 7	A 7	LA 7	-	OTRO	LXY	вм	вма	В	ВА
1000	8	EIT	SPO	*	**	SEY 8	SEI 8	AF 0	BL BLA BML BMLA	*	SB 0	XAM D	XAMI 0	A 8	LA 8	- 1	OTRO	LXY	вм	ВМА	В	ВА
1001	9	DIT	*	SD	*	SEY 9	SEI 9	RF 1	BL BLA BML BMLA	СМА	SB 1	XAM 1	XAMI 1	А 9	LA 9	_	OTRO	LXY	вм	вма	В	ВА
1010	Δ	sтм	SP1	*	*	SEY 10	SEI 10	RF 2	BL BLA BMI BMLA	AM	SB 2	XAM 2	XAMI 2	A 10	LA 10	-	отяо	LXY	вм	вма	В	ВА
1011	В	POF 2	*	*	*	SEY 11	SEI 11	RF 3	BL BLA BML BMLA	*	SB 3	X A M 3	3 X A M I	A 11	LA 11	1	OTRO	LXY	вм	вма	В	ВА
1100	С	POF1	OTAD	*	*	SEY 12	SEI 12	RF 4	BL BLA BML BMLA	*	RB 0	XAM 4	XAMI 4	A 12	LA 12	-	OTRO	LXY	вм	ВМА	В	ВА
1101	٥	SDET	*	RD	*	SEY 13	SEI 13	RF 5	BL BLA BML BMLA	*	RB 1	XAM 5	XAMI 5	A 13	LA 13	-	OTRO	LXY	вм	ВМА	В	ВА
1110	E	ттм	ADRT	.**	*	SEY 14	SE1	RF 6	BL BLA BML BMLA	AMC	RB 2	XAM 6	XAMI 6	A 14	LA 14	-	OTRO	LXY	вм	ВМА	В	ВА
1111	F	тск	TPW	*	szc	SEY 15	SEI 15	RF 7	BL BLA BML BMLA	AMCS	RB 3	XAM 7	X A M I	A 15	L A 15	-	отно	LXY	вм	ВМА	В	ВА

Note 1: This list shows the machine codes and corresponding machine instructions. $D_3{\sim}D_0 \text{ indicate the low-order 4 bits of the machine code and } D_9{\sim}D_4 \text{ indicate the high-order 6 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one or two words, but only the first word is listed. Code combinations indicated with asterisk (*) and bar (—) must not be used.$

Two-word instructions

	Second word
BL	11 Oxxxx yyyy
BLA	11 1xxxx XXXX
BML	10 Oxxxx yyyy
BMLA	10 1xxxx XXXX

M58497-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACHINE INSTRUCTIONS (Note 1)

Item	ME INSTR		Instructio			\$	×.		<u> </u>	
Item			Instructio	n code		words	cycles			5
Classi- fication	Mnemonic	D ₉ D ₈	D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	Hexa- decimal	ن	No. of o	Functions	Skip conditions	Flag CY
RAM address`	LXY x,y	0 1	1 x x x	уууу	18 y + x	1	1	$(X)\leftarrow x$, where, $x=0\sim 7$ $(Y)\leftarrow y$, where, $y=0\sim 15$	Consecutively described	×
M ac	INY	00	0010	0000	020	1	1	$(Y)\leftarrow (Y)+1$	_	×
	DEY	00	0010	0001	021	1	1	(Y)←(Y)−1	_	×
Register to register transfer	ТАВ	00	1001	0111	097	1	1	(A)←(B)	_	×
ter t	TBA	00	1001	0100	094	1	1	(B)←(A)		×
regis	XAB	00	1001	0110	096	1	1	(A)↔(B)		×
٩	TAY	00	1000	0101	085	1	1	(A)←(Y)	_	×
ister	TYA	0 0	0010	0011	023	1	1	(Y)←(A)		×
Reg	XDP	00	0010	0010	022	1	1	(DP)↔(DP')		×
ster	TAM j	00	1010	0 j j j	OAj	1	1	(A)←(M(DP))	_	×
tran:		l						$(X) \leftarrow (X) \forall j$, where, $j = 0 \sim 7$		
to	XAM j	00	1010	1 j j j	8A0 +	1	1	(A)↔(M(DP))		×
RAM to accumulator transfer					j			$(X) \leftarrow (X) \forall j$, where, $j = 0 \sim 7$	00 :-	
Iccur	XAMD j	00	1011	0]]]	OBj	- 1	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) - 1$	(Y)=15	×
to a								$(X) \leftarrow (X) \forall j$, where, $j=0 \sim 7$	4	
Α A	XAMI j	00	1011	1	OB8	1	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) + 1$	(Y) = 0	×
<u> </u>					†			$(X)\leftarrow (X) \forall j$, where, $j=0\sim 7$		
	LA n	00	1101	nnnn	0Dn	1	1	$(A)\leftarrow n$, where, $n=0\sim 15$	Consecutively described	×
	AM	00	1000	1010	08A	1	1	(A)←(A)+(M(DP))		×
	AMC	00	1000	1110	08E	1	1	(A)←(A)+(M(DP))+(CY)		0/1
								(CY)← Carry]	,
	AMCS	00	1000	1111	08F	1	1	(A)←(A)+(M(DP))+(CY)	(CY)=0	0/1
								(CY)← Carry		
o	A n	00	1100	n n n n	0Cn	1	1	$(A)\leftarrow (A)+n$, where, $n=0\sim 15$	Carry = 0	×
meti	sc	00	0010	0100	024	1	1	(CY)←1	_	1
Arithmetic	RC	00	0010	0101	025	1	1	(CY)←0		0
٩	XC	00	0010	0110	026	1	1	(GY)↔(GY')	_	(CY')
	SZC	00	0011	1111	03F	1	1	Skip if (CY)=0	(CY)=0	×
ļ	AND	00	1000	0110	086	1	1	(A)←(A)∧(M(DP))		×
1	EXL	00	1000	0111	087	1	1	$(A)\leftarrow (A) \forall (M(DP))$	_	×
	CMA	0 0	1000	1001	089	1	1	(A)←(A)		×
	RAR	00	1001	0000	090	1	1	$ (An_{-1}) \leftarrow (An) $ $ (CY) \leftarrow (A_0), (A_3) \leftarrow (CY) $	_	(A ₀)
uo	SB i	00	1001	10 i i	098	1	1	(Mi(DP))←1, where, i=0~3	_	×
Bit manipulation	RB i	00	1001	1 1 i i	09C	1	1	$(Mi(DP))\leftarrow 0$, where, $i=0\sim 3$		×
Bit m	SZB i	00	0011	00ii	03i	1	1	Skip if $(Mi(DP))=0$, where, $i=0~3$	(Mi(DP))=0 where, i=0~3	×
	SEAM	00	1000	0011	083	1	1	Skip if (M(DP))=(A)	(M(DP))=(A)	×
	SEY y	00		уууу	04y	1	1	Skip if $(Y)=y$, where, $y=0\sim 15$	(Y)=y, where,	×
Jare			-	,	"			, , , , , , , , , , , , , , , , , , , ,	y=0~15	
Compare	SEI n	00	0101	n n n n	05n	1	1	Skip if (A)=n, where, $n=0\sim 15$	(A)=n, where,	×
	SCOM	00	0000	0001	001	1	1	Skip if (SCA=0)	$n = 0 \sim 15$ $SCA = 0$	×
						ь		<u> </u>		

1

M58497-XXXP

Item		Ī	Instruc	tion code		words	cycles			
	Mnemonic				House	ot wo	of cyc	Functions	Skip conditions	ag CY
Class		D ₉ D ₈	D ₇ D ₆ D ₅ D ₄	$D_3 D_2 D_1 D_0$	Hexa- decimal		No. o		ļ	Flag
·	Вху	11	0 x x x	уууу	Зху	1	1	(PC _L)←16x+y		×
]	(Note 2)		•					(PC _H)←15, (PC _L)←16x+y	1	
	DI	0.0	0111		07=	-	2			×
]	BL pxy	11	0111 0xxx	рррр уууу	07p 3xy	2	2	(PC _H)←p (PC _L)←16x+y	,	
_		<u> </u>			J	_		(1 SE7 TOX V)		
Branch	BA xX	1 1	1 x x x	XXXX	38X +	1	1	(PC _L)←16x+(A)		×
, m					×					
	(Note 2)							(PC _H)←15, (PC _L)←16x+(A)		
	BLA pxX	00	0111	PPPP	07p	2	2	(PC _H)←p	_	×
}		1 1	1 x x x	XXXX	38X			(PC _L)←16x+(A)		
					×					
	ВМ ху	10	0 x x x	уууу	2xy	1	1	(SK2)←(SK1)←(SK ₀)←(PC)	_	×
l								(PC _H)←14, (PC _L)←16x+y		
ł	(Note 2)							(PC _H)←14, (PC _L)←16x+y		
	BML pxy	00	0111	pppp	07p	2	2	(SK2)←(SK1)←(SK0)←(FC)		$ \times $
esa		10	0 x x x	уууу	2xy			(PC _H)←p, (PC _L)←16x+y		
Subroutine call	BMA xX	10	1 x x x	XXXX	28X	1	1	(SK2)←(SK1)←(SKn)←(PC)		×
Subro					+ x			(PC _H)←14, (PC _L)←16x+(A)		
"	(Note 2)							$(PC_H) \leftarrow 14$, $(PC_L) \leftarrow 16x + (A)$	1	
İ	BMLA pxX	00	0111	PPPP	07р	2	2	(SK2)←(SK1)←(SK ₀)←(PC)		×
	DIVIDA PAA	10	1 x x x	XXXX	28X	-	-	$(PC_H) \leftarrow p, (PC_L) \leftarrow 16x + (A)$		
		l			+ x					
	RTI	00	0011	0110	036	1	1	(PC)←(SK ₀)←(SK ₁)←(SK ₂)		×
Return							ĺ	Restore interrupt skip flags		
- F	RT	00	0011	0100	034	1	1	(PC)←(SK ₀)←(SK1)←(SK2)		×
	RTS	00	0011	0101	035	1	1	(PC)←-(SK ₀)←(SK ₁)←-(SK ₂)	Unconditional	×
l	DIKS	00	0001	0001	011	1	1	(K)←1, (S)←1,		×
	IK IS	00	1001	0010	092	1	1	(A)←(K) (A)←(S)		×
	SFK	00	0001	0010	012	1		(K)←(A)		×
	SFS	00	0001	0011	013	1	1	(S)←(A)	_	×
	SD	00	0010	1001	029	1	1 .	$(D(Y))\leftarrow 1$, where, $0 \le (Y) \le 10$	<u> </u>	×
	RD	00	0010	1101	02D	1	1	$(D(Y))\leftarrow 0$, where, $0 \le (Y) \le 10$	_	×
	ADRT OTAD	0 0	0001	1110	01E 01C	1	1	(D)← 1 (D ₇ ~D ₄)←(B)		×
	0.20	0 0	0001	1100	3.0	ļ .	'	$(D_3 \sim D_0) \leftarrow (Y)$		^
but	SF m	00	0110	0 mmm	06m	1	1	$(Fm)\leftarrow 1$, where, $m=0\sim 7$	_	×
Input/output	RF m	00	0110	1 mmm	068	1	1	$(Fm)\leftarrow 0$, where, $m=0\sim 7$	_	×
Input		1			m			(F. F.), a star = 2 . #F		
	OTRO mn	01	0 mmm	nnnn	1 mn	1	1	$(F_0 \sim F_3) \leftarrow n$, where, $n = 0 \sim 15$ $(F_4, P_0, P_1) \leftarrow m$, where, $m = 0 \sim 7$		×
	SPO	00	0001	1000	018	1	1	(P ₀)←0, output for 1 machine cycle only	_	×
	SP1	00	0001	1010	01A	1	1	(P₁)←0, output for 1 machine cycle only		×
	TLC	00	0001	0000	010	1	1	$(R(LC_0))\leftarrow (Ai)$, where, $i=0\sim 1$		×
	FIC		:		017	,	1	(R(LCn+1))←(R(LCn)) (P(LCn))←(R(LCn))		$ \hat{x} $
1	ELC	00	0001	0111	017	1] '	(P(COMn))←(R(COMn))		``
}	DLC	00	0001	0101	015	1	1	(P(LCn))←(R(LCn))		×
		1		-		l		$(P(COM)) \leftarrow \frac{1}{2}(V_{CC} - V_{LCD}) + V_{LCD}$		
L	L	L			1					



MITSUBISHI MICROCOMPUTERS M58497-XXXP

Item			Instructio	on code		words	cycles			ζ
Classi- fication	Mnemonic	D ₉ D ₈	D ₇ D ₆ D ₅ D ₄	D ₃ D ₂ D ₁ D ₀	Hexa- decimal	ğ	No. of cy	Functions	Skip conditions	Flag C
	EIA	00	0000	0010	002	1	1	Enables interruption of INTA signal.	_	×
	DIA	00	0000	0011	003	1	1	Disables interruption of INT _A signal.	_	×
Interrupt	EIB	00	0000	0100	004	1	1	Enables interruption of INT _B signal.		×
nter	DIB	00	0000	0101	005	1	1	Disables interruption of INT _B signal.	<u></u> '	×
	EIT	00	0000	1000	800	1	1	Enables interruption of INT _T signal.	_	×
1	DIT	00	0000	1001	009	1	1	Disables interruption of INT_T signal.	-	×
<u>.</u>	STM	00	0000	1010	00A	1	1	(TM)←(A), (TM F/F)←0		×
Timer					İ			6-bit prescaler presetting		1
	TTM	00	0000	1110	00E	1	1	Skip if $(TM F/F) = 1$	(TM F/F)=1	×
	тск	00	0000	1111	OOF	1	1	Skip if (CK F/F)=1	(CK F/F)=1	×
ıtro	POF1	00	0000	1100	00C	1	1	(CK F/F)←0, with no CK flag input	- '	×
Ö	POF2	00	0000	1011	00B	1	1	(PW F/F)←0, with no PW flag input	_	×
od l	TPW	00	0001	1111	01F	1	1	Skip if $(PW F/F)=1$	(PW F/F)=1	×
Power supply control	DETS	00	0000	0110	006	1	1	(DET F/F)←1	_	×
owe.	DETR	00	0000	0111	007	1	1	(DET F/F)←0	-	×
	SDET	00	0000	1101	OOD	1	1	Skip if (BD _{OUT}) = 1, (Skip if normal supply voltage apply)	$(BD_{0UT}) = 1$	×
Misc.	NOP	00	0000	0000	000	1	1	No operation		×

- Note 1. When a skip has been generated, the next instruction only is invalid and the program counter is not incremented by 2. Therefore, the number of cycles does
 - not change even if a skip is not generated.

 Instructions Bxy, BAxX, BMxy and BMAxX execute the second function of the functions column when executed, provided that none of the instructions RT, RTS, BL, BML, BLA, or BMLA was executed after the execution of a BM or BMA instruction.

Symbol	Meaning	Symbol	Meaning
Α	4-bit register (accumulator)	P(COMn)	Common output port for liquid crystal display
Ai	Indicates the bits of register A. Where i= 0~1	P(LCn)	Segment output port for liquid crystal display
В	4-bit auxiliary register	PW F/F	1-bit power supply control flag display
BD _{out}	Battery detector signal	R(COMn)	Common register for liquid crystal display (4 bits)
CK F/F	1-bit 1-second flag	R(LCn)	Segment register for liquid crystal display (25 bits)
CY	1-bit carry flag	s	4-bit I/O port
CY'	1-bit carry stack flag	SCA	Output of bit A of control counter for liquid crystal display
D	11-bit output port	SK0	11-bit stack register
Di	Indicates the bits of port D. Where $i=0\sim3$	SK1	11-bit stack register
D(Y)	The bit of port D addressed by Y	SK2	11-bit stack register
DP	7-bit data pointer composed of register Y, X	TM	4-bit timer/counter
		TM F/F	1-bit timer/counter flag
Υ	4-bit register	××	2-bit binary variable
X	3-bit register	}	
DP'	7-bit data pointer	yyyy	4-bit binary variable 3-bit binary variable
DET F/F	1-bit battery detector flag	nnnn	
F	8-bit output port	ii	4-bit binary variable 2-bit binary variable
Fi	Indicates the bits of port F. Where i=0~7		
K	4-bit I/O port	iii ××××	3-bit binary variable
M(DP)	4-bit data of memory addressed by data pointer DP	****	4-bit unknown binary variable (the value doesn't affect
		, ·	Indicates direction of data flow execution)
Mi(DP)	A bit of data of memory addressed by data pointer DP	,	Indicates contents of register memory, etc.
	where i=0~3	∀	Exclusive OR
PC	11-bit program acounter composed of PC _L , PC _H	. ^	AND
			Negation
PC _L	Low-order 7 bits of the program counter	×	Indicates flag is unaffected by instruction execution
PCH	High-order 4 bits of the program counter	xy	Label used to indicate the address
P₀	4-bit output port	C +	Hexadecimal number C + binary number-X
P ₁	4-bit output port	X	

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Vcc	Supply voltage		-0.3~6.0	V
Vı	Input voltage	With respect to V _{SS}	-0.3~V _{cc} +0.3	V
V ₀	Output voltage		0 ~V _{cc}	V
Pd	Power dissipation	Ta=25℃	300	mW
Topr	Operating free-air temperature range		-20~70	r
Tstg	Storage temperature range		-40~125	ొ

RECOMMENDED OPERATING CONDITIONS (Ta=-20~70°C, unless otherwise noted)

Combal	Parameter			11-14	
Symbol	raidinetei	Min	Nom	Max	Unit
Vcc	Supply voltage	3	4.5	5.5	٧
Vss	Supply voltage		0		V
VLCD	Liquid crystal supply voltage		1.3		V
ViH	High-level input voltage	0.7V _{CC}		Vcc	V
VIL	Low-level input voltage	0		0.3V _{CC}	V
f _{XIN}	Oscillator frequency	240	455	520	kHz
fφ	Internal clock oscillator frequency	120		260	kHz

$\textbf{ELECTRICAL CHARACTERISTICS} \qquad (Ta=-20\sim70^{\circ}\text{C}, V_{CC}=4.5\text{V}, V_{SS}=0\text{V}, f_{XIN}=455\text{kHz}, unless otherwise noted})$

Symbol	Parameter	Tournation		Limits		1 lineta
Зуппон	rarameter	Test conditions	Min	Тур	Max	Unit
VoH	High-level output voltage, ports D, K, and S	$I_{OH} = -10\mu A$	4			٧
V _{OH}	High-level output voltage, ports F, and P	$I_{OH} = -200\mu A$	2.4			٧
VoL	Low-level output voltage, ports D, K, and S	I _{OL} = 1,8mA			0.5	٧
VoL	Low-level output voltage, ports F, and P	I _{OL} = 1.8mA			0.5	٧
Voн	High-level output voltage, port LC	V _{LCD} =1.3V, Ta=25℃	4.3	4.5		٧
Voн	High-level output voltage, port COM	V _{LCD} =1.3V, Ta=25℃	4.3	4.5		٧
Vox	Medium output voltage, port COM (Note 1)	V _{LCD} =1.3V, Ta=25℃	2.7	2.9	3.1	V
VoL	Low-level output voltage, port LC	V _{LCD} =1.3V, Ta=25℃		1.3	1.5	V
VoL	Low-level output voltage, port COM	V _{LCD} =1.3V, Ta=25℃		1.3	1.5	٧
loc	Supply current for full operation	Ta=25℃, Output pins open		0.4		mA
lcc	Supply current for partial operation	Ta=25℃, Output pins open		20		μΑ
Ci	Input capacitance	V _{CC} =V _I =V _O =V _{SS} , f=1MHz, 25mVrms		7	10	pF
Ci(XIN)	Oscillator input capacitance	V _{CC} =X _{OUT} =V _{SS} , f=1MHz, 25mVrms		7	10	ρF
V _{BD}	Battery voltage detection voltage range (Note 2)	10kΩ≤R _{BD} ≤200kΩ, Ta=25℃	4		5.5	٧

Note 1. V_{OX} is the medium level of the 3-level output of port COM.

- 2. The detection resistance R_{BD} is connected between the V_{SS} and BDIN pin.
- 3. Currents are taken to be positive when flowing into the IC with minimum and maximum values taken as absolute values.

TIMING REQUIREMENTS (Ta=-20~70°C, V_{CC}=3~5.5V, V_{SS}=0V, unless otherwise noted)


Cumbal		Total		Limits		Unit
Symbol	Parameter	Test conditions	Min	Тур	Max	l om
tsu(K-XIN)	Data setup time before clock input, port K inputs		0			μs
tsu(S-XIN)	Data setup time before clock input, port S inputs		0			μЅ
tsu(INTA-XIN)	Data setup time before clock input, INT _A input		0			μs
tsu(INT _B -X _{IN})	Data setup time before clock input, INT _B input	fø=230kHz	0			μS
th(K-XIN)	Data hold time after clock input, port K inputs	(Note 1)	0.4			μs
th(S-XIN)	Data hold time after clock input, port S inputs		0.4			μs
th(INTA-XIN)	Data hold time after clock input, INT _A input		0.4			μS
th(INT _B -X _{IN})	Data hold time after clock input, INT _B input		0.4			μs


Note 1. $f\phi = 1/2.f_{XIN}$ which corresponds to the internal clock frequency.

SWITCHING CHARACTERISTICS (Ta= $-20\sim70^{\circ}$ C, V_{CC}= $3\sim5.5$ V, V_{SS}=|0V, unless otherwise noted)

0		T		Limits		11.1
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
t _{PLH(XIN-D)}	Low-to-high-level propagation time from clock input to port data output, port D	f≠ = 230kHz		2.2	3	μs
tpLH(XIN-F)	Low-to-high level propagation time from clock input to port data output, ports F, P, K, and S	R _L =20kΩ		2.2	3	μs
t _{PHL(XIN} -D)	High-to-low-level propagation time from clock input to port data output, port D	C _L =100pF		0.7	1.5	μs
t _{PHL(XIN-F)}	High-to-low-level propagation time from clock input to port data output, ports F, P, K, and S	(Note 2)		0.7	1.5	μS

Note 2. Measurement circuit





M58497-XXXP

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

BASIC TIMING CHART (Note 1)

Ma	chine cycle		N	Λ,	
Signal name Symi	State	T ₁	T ₂	T ₃	T ₄
Clock signal (Note 2)	φ			/ · · · · · · · · · · · · · · · · · · ·	
Timing output	T ₂		/	\	
Port D output	D ₀ ~ D ₁₀		X		
Port F output	F ₀ ~F ₇		X		
Port P output	Po, P,	V ****			
Port K output	K ₀ ~ K ₃		X		
Port K input	K ₀ ~ K ₃				
Port S output	S ₀ ~ S ₃		X		
Port S input	S ₀ ~ S ₃				
Interrupt request input	INT _A , INT _B				

Note 1. Indicates an invalid signal input.

2. Internal clock signal which is 1/2 of basic oscillation frequency.

INSTRUCTION FETCH TIMING

Machine cyc	le	Mi				Mi	+1		Mi+2			
Instruction cycle Sta	e T ₁	T ₂	T ₃	T ₄	T ₁	T ₂	Т3	T ₄	Т1	T ₂	Т3	T ₄
Instruction fetch			Ì			(Note 3)						
Instruction execution								(Note 4)				

Note 3. Instruction fetch time can differ depending on the types of the instructions.

- 4. The instruction which was fetched in the preceding cycle is executed.
- 5. The execution of the instruction and addressing of ROM and RAM are performed simultaneously.

I/O INSTRUCTION EXECUTION TIMING

Machine cycle			Mi				М	i ₊₁		Mi+2			
Signal name	State State	T ₁	T ₂	Т3	T ₄	T ₁	T ₂	T ₃	T ₄	Т1	T ₂	T ₃	T ₄
Port D output	$D_0 \sim D_{10}$		X	ļ									
Port F output	F ₀ ~F ₇		\times										
Port P output	P ₀ , P ₁		\							(Note 6	6)		
Port K output	K ₀ ~K ₃		\times										
Port K input	K ₀ ~ K ₃	XXXX			XXX	XXXX	XXX		XXXX	XXXX	XXX	$\times\!\!\times\!\!\times$	$\langle \chi \chi \rangle$
Port S output	S ₀ ~ S ₃		\times										
Port S input	S ₀ ~ S ₃	$\times\!\!\times\!\!\times$			XXX	XXXX	$\times\!\!\times\!\!\times$		XXXX	XXXX	$\times\!\!\times\!\!\times$	$\times\!\!\times\!\!\times$	$\times\!\!\times\!\!\times$
Port LC output	LC ₀ ~LC ₂₅		\times	(Note 7)									
Port COM output	COM ₀ ~COM ₁			(Note 8)									

Note 6. When an OTRO instruction is executed, the output is latched.


- 7. Output voltage of port LC depends upon power supply V_{LCD} for the liquid crystal display.
- 8. Output voltage of port COM has 3 levels depending on the power supply V_{LCD} for the liquid crystal display.

BRANCH AND SUBROUTINE CALL INSTRUCTION EXECUTION TIMING (Note 1)

Mi					M	i + 1		M _i + 2				
Т1	T ₂	T ₃	Т4	Т1	T ₂	Т3	Τ4	Т1	T ₂	T ₃	T ₄	
rated as	the bra	nch inst	ruction,	when tl	he instru	ction Bl	M or BN	IA was i	not exec	uted bef	ore).	
(P	C∟)←xy 	(PCL)←(P	CL)+1			(PCL)←	(PCL)+1					
(1	। ROM addres ।	l is) ← (PC)		}	ROM addre	l ess) ← (PC)						
	•		.									
ated as t	he branc	h instru	ction to	page 15	,when th	e instru	ction Bi	Mor BM	Awas ex	ecuted b	efore	
(PC)+	-15	(PC.)	(PC:) + 1			(PC.)	(PC,) + 1					
(PC)+	×y	(1 0)	(, 95), ,			(1 0,	(, 0,, ,			1		
(ROM addre	ss) ← (PC)		(ROM addre	ss) ← (PC) L						
			truction	Executio	n of the ins	truction sto	red in the l	oranched ac	dress on pa	ge 15		
ine call	instruct	ion).	т-	1	r —	1			-1			
(PC _H)	_ _14	(PC _L)•	-(PC _L)+1			(PC _L)•	_(PC⊾)+ 1					
(PC _L)•		rass) ← (PC)			(ROM add	occl ← (PC)			,			
	(110111000											
(SK ₂)	_(sk₁)←(s	K₀)←(PC)			 							
Execution	of the subr	outine call	instruction	Execution	n of the ins	ruction sto	red in the s	ubroutine o	alled addre	SS S		
h instru	ction).											
Т	<u> </u>											
registe	(P (F (F (F (F (F (F (F (F (F	(PCL)←(PC	(_)+1	(PC _H)← (,	egister	(PCL)←(F	C _L)+1			(PCL)←(F	PCL)+	
(ROM addre	rss) ← (PC)				l ess) ← (PC)		Execution		ess) ← (PC)		
Page	number is:	stored temp	orarily	Exe	cution of br	anch instru	tion		+	in the branch	ed add	
routine	call inst	ruction)	•									
, Tompo	(30)				/Tompos						-	
register	' ^{aly}) ← P	(PCL)←(PC)+1	(PC ₁)	register	dry)PCL)←	-(PC _L)+1			(PC _L)←(F	C()+	
(ı ROM addre ı	ss) ← (PC)				ess) ← (PC)			(ROM addr	ess) ← (PC)		
				(SK₂)←(SK₁)←(SK₀	l)←(PC)						
Paga	umbar is st	arad tampe	cority	F	-6 45 5		netsuntion.				l adiisa	
	Execution h instru (Temporesister (Temporesi	T1 T2 rated as the branch of the lated of th	T1 T2 T3 reated as the branch inst (PCL)xy (PCL)	rated as the branch instruction, (PC _L)—xy (PC _L)—(PC _L)+1 (ROM address) \leftarrow (PC) Execution of the branch instruction ated as the branch instruction to a ted as the branch instruction in the call instruction. (PC _L)—14 (PC _L)—(PC _L)+1 (ROM address) \leftarrow (PC) Execution of the subroutine call instruction h instruction). (Temporary) — P (PC _L)—(PC _L)+1 (ROM address) \leftarrow (PC) Page number is stored temporarily routine call instruction).	T1 T2 T3 T4 T1 Trated as the branch instruction, when the property of the pr	T1 T2 T3 T4 T1 T2 Trated as the branch instruction, when the instruction at the branch instruction at the branch instruction between the instruction of the branch instruction to page 15, when the instruction of the branch instruction between the instruction of the instruction of the branch instruction between the instruction in the branch instruction between the instruction in the branch instruction between the instruction in the branch instruction between the instruction in the instruction in the branch instruction between the instruction in the instruction in the instruction in the instruction between the instruction in the instruction in the instruction between the instruction in the	T1 T2 T3 T4 T1 T2 T3 reated as the branch instruction, when the instruction BI (PC_L) \leftarrow xy (PC_L) \leftarrow (PC_L) \leftarrow 1 (ROM address) \leftarrow (PC) Execution of the branch instruction ated as the branch instruction to page 15, when the instruction store ated as the branch instruction to page 15, when the instruction store ated instruction of the branch instruction $(PC_L) \leftarrow (PC_L) + 1$ (PC_L) \leftarrow xy (ROM address) \leftarrow (PC) Execution of the branch instruction Execution of the instruction store at instruction in the instruction store at instruction $(PC_L) \leftarrow (PC_L)	T1 T2 T3 T4 T1 T2 T3 T4 Tated as the branch instruction, when the instruction BM or BN (PC_L)-xy (PC_L)+1 (ROM address) \leftarrow (PC) Execution of the branch instruction ated as the branch instruction to page 15, when the instruction stored in the later as the branch instruction to page 15, when the instruction BN (PC_L)-15 (PC_L)+1 (ROM address) \leftarrow (PC) Execution of the branch instruction Execution of the instruction stored in the later as the branch instruction by the pranch instruction of the instruction stored in the later as the branch instruction by the pranch instruction	T1 T2 T3 T4 T1 T2 T3 T4 T1 Trated as the branch instruction, when the instruction BM or BMA was a related as the branch instruction (PCL) \leftarrow xy (PCL) \leftarrow (PCL) \leftarrow 1 (ROM address) \leftarrow (PC) Execution of the branch instruction Execution of the instruction stored in the branched act at the branch instruction to page 15, when the instruction BMor BM (PCL) \leftarrow 14 (PCL) \leftarrow (PCL) \leftarrow 17 (ROM address) \leftarrow (PC) Execution of the branch instruction Execution of the instruction stored in the branched act in the branched	rated as the branch instruction, when the instruction BM or BMA was not execution of the branch instruction by the instruction by the instruction by the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branch instruction by the practice of the branched address on pair in the branched address on pair in the practice of the practice of the branched address on pair in the practice of	rated as the branch instruction, when the instruction BM or BMA was not executed before the branch instruction by the instruction BM or BMA was not executed before the branch instruction by the instruction by the instruction by the branch instruction by the instruction by the branch instruction by the branch instruction by the branch instruction by the branch instruction by the instruction	

Note 1. The instructions BA, BMA, BLA and BMAL have the same execution timing as B, BM, BL and BML respectively as shown. The only difference is that (PC_L) ← xy is replaced by (PC_L) ← x(A).

INTERRUPT EXECUTION TIMING (Note 2)



Note 2 When the instruction executed in the machine cycle Mi+1 is a BL, BML, BLA or BMLA, the value of address 2 of page 0 is stored in the program counter during Mi+3.

³ The interrupt request input INT_B has the same execution timing as INT_A. If the input is low level in the machine cycle M_{i-1} and high level in the machine cycle M_i, the interrupt is executed during the interrupt enable state.