# **MELPS4MICROCOMPUTERS**

4

## M58840-XXXP,M58841-XXXSP

**SINGLE-CHIP 4-BIT MICROCOMPUTER** WITH 8-BIT A/D CONVERTER

#### DESCRIPTION

The M58840-XXXP and M58841-XXXSP are single chip 4-bit microcomputers developed using p-channel aluminum gate ED-MOS technology and are housed in 42-pin plastic DIL packages. These single-chip microcomputers feature a built-in 8-bit A-D converter.


Differences between the M58840-XXXP and M58841-XXXSP.

M58840-XXXP	Pin 5 is used as both the $V_{\mbox{\scriptsize REF}}$ input and RESET input
	The V <sub>REF</sub> input pin and RESET input pin are separate,
M58841-XXXSP	with pin 20 being used as the RESET input.
1	Therefore, port K is a 14-bit port.

Except for the above differences, unless otherwise noted, the M58840-XXXP is the same as the M58841-XXXSP.

#### **FEATURES**


- Basic instruction execution time (1-word instruction at a clock frequency of 600kHz) .....  $10\mu$ s Memory capacity: ROM ...... 2048 words x 9 bits RAM ..... 128 words x 4 bits Single -15V power supply
- Built-in A/D converter (14 or 15 analog inputs)
- 2 built-in data pointers
- Analog/digital input (port K): • Input/output port (ports D and S) ......... 19 lines
- Direct drive for large fluorescent display tubes is possible
- Interrupt function . . . . . . . . . 1 factor 1 level



- Built-in decoder PLA for port S output (mask option)
- On-chip clock generator

#### **APPLICATIONS**

- Microwave ovens, air conditioners, heaters, washing machines, home sewing machines
- Office equipment, copying machines, medical equipment



# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## PERFORMANCE SPECIFICATIONS

Par	ameter		Perfo	rmance				
rai	ameter		M58840 -XXXP	M58841-XXXSP				
Basic machine instruc	tions		68	68				
Instruction execution	time (1-w	ord instruction)	10µs	10μs				
Clock frequency			300~600kHz	300~600kHz				
	RO	М	2048 words x 9 bits	2048 words x 9 bits				
Memory capacity	RA	М	128 words x 4 bits	128 words x 4 bits				
	К	Input	1 bit x 15	1 bit x 14				
	s	Output	8 bits x 1	8 bits x 1				
I/O port	5	Input	4 bits x 2	4 bits x 2				
		Output	1 bit x 11	1 bit x 11				
	D	Sense input	1 bit x 11	1 bit x 11				
A/D conversion circui	t		Built-in (accuracy ± 2LSB)	Built-in (accuracy±2LSB)				
RESET input			Common with V <sub>REF</sub> pin	Independent RESET pin				
Subroutine nesting			3 levels (including one level of interrupt)	3 levels (including one level of interrupt)				
Clock generator			Built-in (externally connected RC circuit or ceramic resonator)	Built-in (externally connected RC circuit or ceramic resonator)				
	1/0 w	ithstanding voltage	−33 V	-33V				
I/O characteristics of ports	Port S	output current	-8mA	— 8 mA				
01 001 13	Port D	output current	— 15 mA	15mA				
Consolination	VDE	)	— <b>15V</b> (typ)	-15V (typ)				
Supply voltage	Vss	3	0 V	0 V				
Device structure			p-channel aluminum gate ED-MOS	P-channel aluminum gate ED-MOS				
Package			42-pin plastic molded DLL	42-pin shrink plastic molded DIL				
Power dissipation (exluding ports)		s)	400mW (typ)	400mW (typ)				

## PIN DESCRIPTION

Pin	Name	Input or output	Function
V <sub>DD</sub> V <sub>SS</sub>	Power supplies	. In	$V_{DD}$ and $V_{SS}$ are applied as $-15 V \pm 10\%$ and $0 V$ respectively
K <sub>0</sub> <sub>5</sub> <sub>K13</sub>	Input port K	In	The input port K consists of 14 (15 for the M58840-XXXP) independent analog input pins. They can be programmed to receive digital quantities as well.
S <sub>0</sub>	Input/output port S	in/out	The I/O port S can be used as either an 8-bit output port or a pair of 4-bit input ports. Since it has open drain circuits, it is suitable for directly driving segments of a large fluorescent display tube. When the output port S is programmed to a low level, it remains in the floating state (high-impedance) so that it can be used as an input port.
D <sub>0</sub> , D <sub>10</sub>	Input/output port D	In/out	The I/O port D is composed of 11 bits that can be used as independent I/O bits. When the port D outputs are programmed to a low level, the output remains in the floating state (high-impedance) and the input signal level is sensed.
X <sub>IN</sub>	Clock input	In	A clock generator is built into the device so that the clock frequency is determined by connecting an external RC circuit or ceramic resonator between pins $X_{IN}$ and $X_{OUT}$ . When an external clock source is used, it should be connected to the $X_{IN}$ pin, leaving the $X_{OUT}$ pin open.
Хоит	Clock output	Out,	This pin is the output of the built-in clock generator circuit. The oscillation frequency is controlled by connecting an RC circuit or ceramic resonator element between this pin and the X <sub>IN</sub> pin.
INT	Interrupt request input	In	This pin is used to input the interrupt request signal. The level of the interrupt signal can be programmed as either high or low.
T <sub>4</sub>	Timing output	Out	This is the basic timing output. It is used for testing and should be connected to V <sub>SS</sub> (0V).
VREF	Reference voltage input	In	This is the input for the reference voltage applied to the D-A converter. For the M58840-XXXP its erves as the RESET input pin as well.
CNVss	CNV <sub>SS</sub> input	In	This input is connected to $V_{SS}$ and must have a high-level input applied to it (0V).
RESET	Reset input	In	This is the reset input pin for the M58841-XXXSP. The reset state is enabled when it is kept high for at least two machine cycles.

## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

# BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048-word x 9-bit mask programmable ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of 0  $\sim$  127. Fig. 1 shows the address map of this ROM.

#### Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter (PC) is an 11-bit counter, the upper order 4 bits of each (PC $_{\rm H}$ ) indicate the ROM page, and the lower order 7 bits (PC $_{\rm L}$ ) of which are a pure binary address designation. Each time an instruction is executed, PC $_{\rm L}$  is incremented by one step. For branching, subroutine call instructions and return instructions, its value is set to the designated address.

When the 127th address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 14 and page 15 are special pages used for subroutine calls. The page 14 subroutine can be called with a one word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to B and BA on page 14. Also, B or BA is equivalent to B or BA on page 15. This condition is cancelled when the RT, RTS, BL, BML, BLA or BMLA instruction is executed. Table 3 shows the instruction codes and corresponding states.

#### Stack Registers (SK<sub>0</sub>, SK<sub>1</sub>, SK<sub>2</sub>)

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its main routine. The SK registers are organized in three words of 11 bits each, enabling up to three levels of subroutine nesting. If one level is used for an interrupt routine, the remaining two levels can be used for subroutine calls.

#### Data Memory (RAM)

This 512-bit (128 words x 4 bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups x 4 files x 16 digits x 4 bits. Fig. 2 shows the RAM address map.

The RAM address specification is made by the combination of data pointer DP (register Z, register X and register Y.) Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.

#### Data Pointers (DP, DP')

These registers are used to designate RAM address, and bit positions for the I/O port D and register J. Each data pointer is composed of a 7-bit register. Register Z (the most significant bit of DP) designates the RAM file group; register X (the central 2 bits) designates a RAM file; and register Y (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register Y designates bit positions of the I/O port D and register J.

#### 4-bit Arithmetic Logic Unit (ALU)

This unit executes 4-bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry. The arithmetic logic unit performs subtraction, addition, logical comparisons, arithmetic comparisons, and bit manipulation.

#### Register A and Carry flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion and data input/output are executed by means of this register. Overflow of register A is stored in the carry flag's CY or CY' after execution of arithmetic or logical operations. The carry flags can also be used as 1-bit flags. Carry flags and data pointer DP selection is done by means of the selector CPS.




Fig. 1 ROM Address map

File	Register Z	ı							C	)											1				
desig- nation	Register X	Τ	(	)		Г	1	1	1		2	?	1		3		Γ	-	0				;	3	
File	name	F				F	1		1		F	2	1		F	3	Τ	F	4			Π	F	7	
Bit d	esignation	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1 0	3	2	1	0		3	2	1	0
uo	0	T	Г	П		П				1	1		1	T	Ī	T	Ţ	Ī							
Address designation (register Y)	1	Ι	Г	П		П		T		1		٦		T	T	Τ	Τ	Γ		Γ		Γ	Γ		П
er,	2	Ţ										7	1	1	T	T	Ī								
ss de agist		Ţ		Г									I		Ţ	Ţ	Ţ					Ţ			
dres (re	14	Τ	Г	П	П			Т					T	T	T	T	T	Γ	Γ			Г	Γ	П	П
Ρ̈́	15	T				П	٦	T		٦	1		Ţ	T	T	T	T						Г		

Fig. 2 RAM Address map



SINGLE-CHIP 4-BIT MICROCOMPUTER

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register E is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary storage register for I/O port S.

#### A/D Conversion Circuit

The following A/D conversion functions are controlled by software as described below. Fig. 3 shows the block diagram.

#### (1) Comparators

These comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the difference of the D/A converter output Vref and the port K input signals  $V_{K(Y)}$  (where Y=0~13).

#### (2) Register J

Register J is composed of 14 1-bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register J with respect to the comparison results is as follows.

1 when 
$$|V_{ref}| > |V_{K(Y)}|$$
  
0 when  $|V_{ref}| < |V_{K(Y)}|$ 

In this relationship(Y) represents the bit position in register J which is designated by register Y. The comparison results can be checked for each bit using the SZJ instruction.

#### (3) Registers H and L

These two 4-bit registers are capable of transferring and exchanging data to and from register A. The 8-bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and lower order 4 bits from L.

#### (4) Register C

This 3-bit register is used as a counter to designate bit positions in the H and L registers.

#### (5) D/A Converter

The D/A converter converts the digital values stored in the registers H and L, referencing with the external reference voltage  $V_{\text{REF}}$  applied at the pin  $V_{\text{REF}}$ , to the analog value of the internal reference voltage Vref. The theoretical value of the internal reference voltage  $V_{\text{ref}}$  is defined as follows.

$$V_{ref} = \frac{n - 0.5}{256} \times V_{REF}$$

where 
$$n = 1, 2, \dots 255$$

In the above relationships n is the value weighted accorded to the contents of registers  $\boldsymbol{H}$  and  $\boldsymbol{L}$ .

#### A/D Conversion Algorithms

A/D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program either the successive approximation method or the sequential comparison method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating software selection of the A/D conversion technique.

#### (1) Successive Approximation Method

In this method, a constant conversion speed is maintained regardless of the amplitude of the analog signal. The A/D conversion process requires 0.6ms (at 600kHz clock frequency). 12 program words are required.

#### (2) Sequential Comparison Method

In this method the conversion speed varies in accordance with the rate of change of the analog quantity. When the rate of change is slow, the conversion rate increases. 30 program words are required.




Fig. 3 A/D Conversion circuit block diagram

#### Interrupt Function

The flag INTE is a 1-bit flip-flop used to control interrupt operation. When an interrupt request signal is applied to the pin INT while the interrupt is enabled, the INTE flag is reset to disable further interrupts, after which the program jumps from the main program to address 0 of page 12. When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY, and registers used by the interrupt program must be saved and these must be restored before returning to the main program. The returning may be done by the execution of RTI instruction.

When an interrupt occurs, the microcomputer internal states are as follows.

#### (1) Program Counter

The current address in the main program is stored in a stack register and the program counter is set to page 12, address 0.

## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### (2) Interrupt Flag INTE

The flag INTE is reset to disable further interrupts. This disabled state will continue even after the program has returned from the interrupt routine to the main program by the execution of the RTI instruction. EI is executed and when the input level of the INT input changes, this state is disabled. Thus, when the INTH instruction is executed the interrupt state is enabled when the INT input goes high. As long as it remains in the high state, further interrupts are prohibited. If the INT input should change to a low level and return to high, the next interrupt will be accepted.

(3) Skip Flags

Skip flags are provided for skip instructions and consecutively described instructions and these skip flags discriminate the skip and non skip conditions. Each flag has its own stack within which the skip state is saved.

As a mask option, the interrupt pin may be provided with Schmitt input circuits.

#### Input/Output Pins

(1) Input port K

The input port K consists of 14 pins (15 pins for the M58840-XXXP). The voltage level input at these pins is compared with the D-A converter output voltage Vref by a comparator and the results stored in register J. As a mask option, it is possible to build into the input port K load resistors. These are implemented using an enhancement-type (M58840-XXXP) or depletion-type (M58841-XXXSP) MOS transistors. In addition, to enable the use of capacitive touch-type keys, it is possible to provide these inputs with the required discharge transistors.

(2) Input/Output Port S

The input/output port S consists of 8 bits, each bit with an output latch. These latches are used to store data transferred by means of a PLA from register A, or data transferred from register A or register B directly. 4 bits at a time of the 8 input bits of port S may be transferred to register A.

Because port S outputs are provided with a built-in PLA, it is possible to output any arbitrarily settable 8-bit code from 4 input bits specified by register A. These PLA output codes can be specified arbitrarily as a masked option.

(3) Input/Output Port D

The input/output port D consists of 11 bits. Each bit can be individually designated as either input or output and is provided with its own latch. The contents of the data pointer register Y can be used to designate a single bit of port D for output or sensing.

When port S or port D is used as an input port, the output should first be cleared to the low state.

#### Reset Function

For the M58840-XXXP, when a power source satisfying the conditions shown in Fig. 4 is applied, an internal power-on reset function operates to reset the microcomputer. Cancelling of the reset state also is performed automatically, the program being started at page 0, address 0.

If the power-on reset function does not operate properly because of the trailing edge characteristics of the power supply, reset can be enabled by inputting a high level at the  $V_{\mathsf{REF}}$  pin. Setting this  $V_{\mathsf{REF}}$  pin to low starts the program at page 0, address 0.

For the M58841-XXXSP, if the RESET input is kept high for at least two machine cycles, the reset state is enabled. Because the M58841-XXXSP is provided with an internal charging transistor it requires only an external diode and capacitor as shown in Fig. 5.

For this configuration, when the supply voltage falls below -13.5V, the circuit design should ensure that the RESET input is above -4V.

When the reset state is enabled, the following operations are performed.

(1) The program counter is set to page 0, address 0

(PC) ← 0

(2) The interrupt mode is in the interrupt disabled state

(INTE) ← 0

This is the same state as when the instruction DI is executed.

- (3) By setting the interrupt request signal INT to high, the interrupt enabled state is entered. This is the same state as when the instruction INTH is executed.
- (4) All outputs of port S are cleared to low (S) ← 0
- (5) All outputs of port D are cleared to low (D)  $\leftarrow$  0
- (6) The carry and data pointer selector CPS is cleared to low to designate DP and CY (CPS) ← 0




Fig.4 M58840-XXXP Power on reset




Fig.5 M58841-XXXSP Power on reset



## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### **Clock Generator Circuit**

A clock generator circuit has been built-in to the M58840-XXXP and M58841-XXXSP, allowing control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the  $X_{1N}$  pin, leaving the  $X_{OUT}$  pin open. Circuit examples are shown in Fig. 6 to Fig. 8.




Fig. 6 External RC circuit




Fig. 7 Externally connected ceramic resonator




Fig. 8 External clock input circuit

## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## MACHINE INSTRUCTIONS

Type of Mne- nstruc- n					-cles				
		Da DzDeDsO4 DzDzDzDz	16 mal notation	kip condit	No. of cyc	Functions	Skip conditions	Flag CY	Description of operation
sa	LXY x,y	O 11xx yyyy	0 C y	-S	1	$(X) \leftarrow x$ , where, $x=0-3$ $(Y) \leftarrow y$ , where, $y=0-15$	Written successively	×	Loads value of "x" into register X, and of "y" into Y. When LXY is written successively, the first is executed and successive ones are skipped
RAM addresses	LZ z		0 4 A + z	1	1	$(Z)\leftarrow_{Z}$ , where, $z=0$ , 1 $(Y)\leftarrow(Y)+1$		×	Loads value of "z" into register Z.
RAM	DEY		0 02	1	1	(Y)←(Y)+1 (Y)←(Y)-1	(Y)=0 (Y)=15	×	Increments contents of register Y by 1, Skips next instruction when new contents of register Y are "0".  Decrements contents of register Y by 1. Skips next instruction
	LCPS i		0 4 i	,	1	(CPS)←i, where, i=0,1		×	when new contents of register Y are "15".  DP and CY are active when i= 0, DP' and CY', when i=1.
Register-to-register transfers	TAB TBA TAY TYA TLA THA TEAB TEPA	0 0001 1100 0 0001 1101 0 0000 1100 0 0001 1001 0 0101 1001 0 0001 1010 0 0001 0110	0 1E 0 1C 0 1D 0 0C 0 19 0 59 0 1A 0 16	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	$ \begin{split} &(A) - (B) \\ &(B) - (A) \\ &(A) \cdot (Y) \\ &(Y) - (A) \\ &(L) - (A) \\ &(H) - (A) \\ &(E1 - E4) - (B), (E3 - E6) - (A) \\ &(E1 - E6) - through PLA - (A) \\ &(A) - (J3 J2 J1 J0)  when, (Y1 Y0) = 0 \end{split} $	- - - - -	X X X X X	Transfers contents of register B to register A. Transfers contents of register A to register B. Transfers contents of register A to register A. Transfers contents of register A to register Y. Transfers contents of register A to register L. Transfers contents of register A to register L. Transfers contents of register A to register H. Decodes contents of register A and B to register E. Decodes contents of register A in the PLA and transfers result to register E. Transfers designated contents of register J to register A.
Register						$(A) \leftarrow (J_7 J_6 J_5 J_4)$ when, $(Y_1 Y_0) = 1$ $(A) \leftarrow (J_{11} J_{10} J_9 J_8)$ when, $(Y_1 Y_0) = 2$ $(A) \leftarrow (0 J_{14} J_{13} J_{12})$ when, $(Y_1 Y_0) = 3$			Exchanges contents of register A with contents of register L.
	XAL	0 0101 1000	0 18	1	1	(A)↔(L) (A)↔(H)		X	Exchanges contents of register A with contents of register H.
ers	TAM j	0 0110 01;;	0 64 + j	1	1	(A) $\leftarrow$ (M(DP)) (X) $\leftarrow$ (X) $\forall$ j, where, j=0~3	-	×	Transfers the RAM contents addressed by the active DP to register A. Register X is then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X.
or transf	XAM j	0 0110 00 j j	0 6 ;	1	1	$(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \forall j$ , where, $j=0-3$	-	X	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value j, and the result stored in register X.
-accumulator transfers	XAMDj	0 0110 10;;	0 68 + j	1	1	$ \begin{array}{ll} (A) \!$	(Y)== 15	×	Exchanges, the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value in the instruction, and the result stored in register X. The contents of register Y are decremented by 1, and when the result is 15, the next instruction is skipped.
RAM-	XAMIj	0 0110 11;;	0 6C	1	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) + 1$ $(X) \leftarrow (X) \forall j$ where, $j = 0 \sim 3$	(Y)=masked skip condition	×	Exchanges the contents of the RAM and register A.Contents of X are then "exclusive OR-ed" with the value j in the instruction and result stored in register X. The contents of register Y are incremented by 1, and when the result meets with the marked skip condition the next instruction is skipped.
	LA n		0 Bn	1	1	$(A)\leftarrow n$ , where, $n=0\sim 15$	Written successively	x	Loads the value n into register A. When LA is written conseutively the first is executed, and successive ones are skipped.
tions	AM		0 0 A	1	1	(A)←(A)+(M(DP))	www	×	Adds the contents of the RAM to register A. The result is retained in register A, and the contents of flag CY are unaffected.  Adds the RAM contents addressed by the active DP and contents
c opera	AMC		0 OE	1	1	(A)←(A)+(M(DP))+(CY) (CY)← carry	_	0/1	of flag CY to register A.The result is stored in register A and the carry in the active flag CY.  Adds the contents of the RAM and flag CY to register A. The
Arithmetic operations	AMCS		0 OF	1	1	(A)←(A)+(M(DP))+(CY) (CY)← carry	(CY)=1	0/1	result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced.
Ā	A n	0 1010 nnnn	O An	1	1	(A) $\leftarrow$ (A) $+$ n, where, n=0 $-$ 15	A carry ≔ 0 but n ≠ 6	×	Adds value in in the instruction to register A. The contents of flag CY are unaffected and their next instruction is skipped if a carry is not produced, except when n=6.
	SC RC SZC	0 0100 1000	0 49 0 48 0 2F	1 1 1	1 1	(CY)←1 (CY)←0	- (CY)=0	1 0 X	Sets active flag CY Resets active flag CY Skips next instruction when contents of the active flag CY are 0.
SI	CMA SB j		0 8F	1	1	$\frac{(A) \leftarrow (A)}{(Mj (DP)) \leftarrow 1, \text{ where, } j=0 \sim 3}$	-	X	Stores complement of register A in register A.  Set the jth bit of the RAM addressed by the active DP (the bit
operations	RB j		0 5 0	1	1	$(M_j(DP))\leftarrow 0$ , where, $j=0\sim 3$		×	designated by the value j in the instruction).  Resets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction)
Bito	SZB j	0 0010 00 jj	0 2 j	1	1		(Mj (DP)) =0 where, j = 0~3	Х	Skips next instruction when the contents of the jth bit of the RAM addressed by the active DP (the bit which is designated by the value y in the instruction) are 0.
ompares	SEAM		0 26	1	1		(M(DP))= (A)	x	Skips next instruction when contents of register A are equal to the RAM contents addressed by the active DP.
Comp	SEY y		0 зу	1	1	(0)	(Y) = y where, y = 0 - 15		Skips next instruction when the contents of register Y are equal to the value i in the instruction
ions	LC7 DEC SHL	0 0000 1001	0 57 0 09 0 42	1	1 1	$ \begin{array}{ll} (C) \leftarrow 7 \\ (C) \leftarrow (C) - 1 \\ (H_{(C1 \ C0)}) \leftarrow 1 & \text{when, } (C_2) = 1 \\ (L_{(C1 \ C0)}) \leftarrow 1 & \text{when, } (G_2) = 0 \\ \end{array} $	(C) = 7 -	X X X	Loads 7 to register C. Decrements contents of register C by 1, when result is 7, skips Decrements contents of register C by 1, when result is 7, skips Decrements contents of register C. The box instruction shows the relationship CO 7 6 5 4 3 2 1 between register C and bit position.
A/D converter operations	RHL CPA		0 52	1	1 (2)	$\begin{array}{l} (H_{(C1-C0)}) \leftarrow \!$		×	Resets the bit in register L or H that is designated by register C. Reads all analog values from input port K for comparison with D-A converter output $V_{\rm ref}$ , and either sets the respective bit of register J to the next instruction cycle, whenever $V_{\rm ref} < V_{\rm K}(i)$ is true, or resets it, whenever $V_{\rm ref} < V_{\rm K}(i)$ is true, or
A/D coi	CPAS	0 0101 0001	0 51	1	1	$ \begin{array}{ll} (J_{(1)}) \leftarrow 1 & \text{when, }  V_{ref}  >  V_{K(1)}  \\ (J_{(1)}) \leftarrow 0 & \text{when, }  V_{ref}  <  V_{K(1)}  \\ i = 0 \sim 14 \end{array} $		×	Reads and stores temporarily all analog values from the input port K, which are the unaffected by changes in port K inputs. These values are compared with the D-A converter output V <sub>ref</sub> calculated from contents of registers H and L and respective bits of register J are set/resch
	CPAE		0 50	1	1	Execution of the instruction CPAS is over, and no more changes will made in $(J_{\{Y\}})$ .	(1, .) 2	×	Terminates execution of instruction CPAS. Contents of register J remain unaffected, maintaining the value immediately before termination, and input port K is again ready to receive inputs. Skips next instruction when the bit in register J designated by
	SZJ	0 0010 1001	0 29	1	1		(J <sub>(Y)</sub> ) = 0 (Y) = 15	×	skips next instruction when the ort in register J, designated by register Y, is 0. The next instruction is unconditionally skipped when the contents of register Y are 15.
								_	



# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

				tions	_ <u>&amp;</u>				
Type of	Mne-	Instruction o	ode	condi	fcycl	-	Skip	5	
instruc- tion	monic	D8 D7D6D5D4 D3D2D1	16mal notatio	. e	No. of	Functions	conditions	Flag	Description of operation.
	Вху	1 1 x x x y y y	y 1 8 y	1	1	(PCL)←16x+y	-	X	Jumps to address xy of the current page.
			*			(PCH)←15, (PCL)+·16x+y			Jumps to address xy on page 15 when executed, provided that none of instructions RT, RTS, BL, BML or BMLA was executed after execution of instruction BM or BMA.
	BL pxy	0 0111 ppp 1 1××× yyy		2	2	(PCL)←16x+y	_	×	Jumps to address xy of page p.
Jumps	BA XX	0 0000 000	1 0 01	2	2	(PCL)←16x+(A)	-	Х	Jumps to address x(A) of the current page.
		1 1 × × × X X X	X 1 8 X			(PC <sub>H</sub> )←15, (PC <sub>L</sub> )←16x+(A)			Jumps to the address x(A) of page 15 provided that none of instructions, RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.
	BLA pxX	0 0000 000 0 0111 ppp 1 1 x x x X X X	р 07р	3	3	(PGH)+-p (PGL)+-16x+(A)		×	Jumps to the address $x(A)$ of page $p$ .
	ВМ ×у	1 Oxxx yyy	y 1 x y	1	1	(SK2)+ (SK1)+-(SK0)+-(PC) (PCH)+-14, (PCL)+-16x+y		×	Calls for the subroutine starting at address xX on page 14.
slls			-			(PCH)+ 14, (PCL)+-16x+y			Jumps to address xy of page 14 provided that none of instruc- tions RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
ine ca	BML pxy	0 0111 ppp 1 0××× yyy		2	2	(SK2)←(SK1)←(SK0)←(PC) (PCH)←p, (PCL)←16x+y	-	×	Calls for the subroutine starting at address xx of page P.
Subroutine calls	BMA xX	0 0000 000 1 0 x x x X X X			2	(SK2)←(SK1)←(SK0)←(PC) (PCH)←14, (PCL)←16x+(A)	-	X	Calls for the subroutine starting at address x(A) of page 14.
						(PCH)←14, (PCL)←16x+(A)			Jumps to address x(A) of page 14 provided that none of instruc- tions RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
	BMLA pxX	0 0000 000 0 0111 ppp 1 0xxx XXX	p 0 7 p	1	3	(SK2)←(SK1)←(SK0)+-(PC) (PCH)←p, (PCL)←16x+(A)	-	×	Calls for the subroutine starting at address $\times$ (A) of page p.
	RTI	0 0100 011			1	(PC)←(SK0)←(SK1)+-(SK2) Resets interrupt flip-flop		x	Returns from interrupt routine to main routin. The internal flip-flops is restored
Program returns	RT	0 0100 010	0 0 4 4	1	1	(PC)←(SK0)←(SK1)←(SK2)	-	X	Returns to the main routine from the subroutine.
Pre	RTS	0 0100 010	1 0 45	1	2	(PC)←(SK0)←(SK1)←(SK2)	Uncondi- tional skip	X	Returns to the main routine from the subroutine, and uncondi- tionally skips the next instruction.
	SD	0 0001 010			1	$(D(Y)) \leftarrow 1$ , where, $(Z) = 1, 0 \le (Y) \le 10$	-	X	Sets the bit of port D that is designated by register Y, when the contents of register Z are 1.
	RD	0 0001 010			1	$(D(Y)) \leftarrow 0$ , where, $(Z) = 1, 0 \le (Y) \le 10$	(D(Y))=0	×	Resets the bit of port D that is designated by register Y, when the contents of register Z are 1.  Skips the next instruction if the contents of the bit of port D that
utput	SZD	0 0010 101	1 0 2B	1	1	where, $(Z) = 1, 0 \le (Y) \le 10$	(0(1))=0	^	is designated by register Y are 0 and the contents of register Z are  1.
Input/output	OSAB OSPA	0 0001 101		1	1	$(S_7 \sim S_4) \leftarrow (B), (S_3 \sim S_0) \leftarrow (A)$ $(S_7 \sim S_0) \leftarrow \text{through PLA} \leftarrow (A)$		×	Outputs contents of register A and B to port S. Decodes contents of register A by PLA and the result is output to port.
	OSE IAS i	0 0000 101	1 0 5 4		1	(S)*-(E) i=0:(A)*-(S1~S*) i=1:(A)*-(S3~S0)		×	Outputs contents of register E to port S.  Transfers from port S to register A. The high-order four bits of port S are transferred when the value of i in the instruction is
	CLD CLS	0 0001 001	0 0 10	1	1 1	(D)←0 (S)←0		×	0 or the low-order four bits are transferred when the value of i is 1. Clears port D. Clears port S.
	CLDS EI	0 0001 000	1 0 0 5	1	1	(D)0, (S)0 (INTE)1		X	Clears ports S and D. Sets interrupt flag INTE to enable interrupts.
Interrupts	DI INTH	0 0000 010			1	(INTE)←0 (INTP)←1		×	Resets interrupt flag INTE to disable interrupts.  Sets interrupt polarity flag INTP to enable interrupts when the
Inte	INTL	0 0000 011		ì	1	(INTP) 0		×	interrupt request signal is turned high. Resets interrupt polarity flag INTP to enable interrupts when the
$\vdash$		0 0000 000	0 0 00	1	1	(PC)←(PC)+1		x	interrupt request signal is turned low.  No operation

Symbol	Contents	Symbol	Contents	Symbol	Contents
Α	4-bit register (aacumulator)	SKO	11-bit stack register	INTE	Interrupt enable flag
В	4-bit register	SK1	11-bit stack register	INTP	Interrupt polarity flag
С	3-bit register	SK2	11-bit stack register	INT	Interrupt request signal.
Ε	8-bit register	CY	1-bit carry flag	4	Shows direction of data flow.
н	4-bit register	xx	2-bit binary variable	( )	Indicates contents of the register, memory, etc.
J	15-bit register	уууу	4-bit binary variable	₩	Exclusive OR.
L	4-bit register	z	1-bit binary variable	l -	Negation
х	2-bit register	nnnn	4-bit binary constant	X	Indicates flag is unaffected by instruction execution,
Υ	4-bit register	i i	1-bit binary constant	xy	Label used to indicate the address xxyyyy.
z	1-bit register	l ii	2-bit binary constant	рху	Label used to indicate the address xxyyyy of page pppp.
DP	7-bit data pointer, combination of registers, Z, X and Y	XXXX	4-bit unknown binary number	CPS	Indicates which data pointer and carry are active.
РСн	The high-order four bits of the program counter.	D	11-bit port	C	Hexadecimal number C + binary number x.
PCL	The low-order seven bits of the program counter.	к	15-bit port	+	,
PC	11-bit program counter, combination of PC <sub>H</sub> and PC <sub>L</sub> .	s	8-bit port	*	



## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### LIST OF INSTRUCTION CODES

D8~	D4	0 0000	0 0001	0 0010	0 0011	0 0100	0 0101	0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 0000 1 0111	1 1000 5 1 1111
D <sub>3</sub> ~ He	xade	ecimal on 0 0	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 д	0 B	0 C	0 D	0 E	0 F	<u> </u>	18~1 F
0000	0	NOP	CLS	SZB 0	SEY 0	LCPS 0	CPAE	XAM 0	BL BML	_		A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	вм	В
0001	1	BA BMA BLA BMLA	CLDS	SZB 1	SEY 1	LCPS	CPAS	XAM 1	BL BML	-	_	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	вм	В
0010	2	INY	-	SZB 2	SEY 2	SHL	RHL	XAM 2	BL BML	_	_	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	вм	В
0011	3	DEY	CLD	SZB 3	SEY 3	_		XAM 3	BL BML	_	_	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	ВМ	В
0100	4	DI	RD	_	SEY 4	RT	IAS 0	TAM 0	BL BML	-		A 4	LA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	вм	В
0101	5	EI	SD	-	SEY 5	RTS	IAS 1	TAM 1	BL BML	-		<b>A</b> 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	ВМ	В
0110	6	INTH	TEPA	SEAM	SEY 6	RTI		TAM 2	BL BML	-	-	Д 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	вм	В
0111	7	INTL	OSPA	-	SEY 7	_	LC7	TAM 3	BL BML	1	_	<b>A</b> 7	LA 7	LXY 9,7	LXY 1,7	LXY 2,7	LXY 3,7	вм	В
1000	8	CPA	XAL	+	SEY 8	RC	ХАН	XAMD 0	BL BML			A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	вм	В
1001	9	DEC	TLA	SZJ	SEY 9	sc	THA	XAMD 1	BL BML	-	-	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	вм	В
1010	А	АМ	TEAB	_	SEY 10	LZ 0	_	XAMD 2	BL BML	_	-	A 10	LA 10	LXY 0,10	1,10	LXY 2,10	LXY 3,10	вм	В
1011	В	OSE	OSAB	SZD	SEY 11	LZ 1		XAMD 3	BL BML	-		A 11	LA 11	LXY 0,11	LXY 1,11	LXY 2,11	LXY 3,11	вм	В
1100	С	TYA	ТВА	_	SEY 12	SB 0	RB 0	XAMI 0	BL BML		_	A 12	LA 12	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	вм	В
1101	D	TAJ	TAY	_	SEY 13	SB 1	RB 1	XAMI 1	BL BML			A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	вм	В
1110	E	AMC	TAB		SEY 14	SB 2	RB 2	XAMI 2	BL BML	-	-	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	вм	В
1111	F	AMCS	-	szc	SEY 15	SB 3	RB 3	ХАМI 3	BL BML	CMA	_	A 15	LA 15	LXY 0, 15	LXY 1,15	LXY 2,15	LXY 3,15	вм	В

Note 1. The list shows the machine codes and corresponding machine instructions. D3~D0 indicate the low-order 4 bits of the machine code and D8~D4 indicate the high-order 5 bits. The hexadecimal values are also shown that represent these codes. An instruction may consist of 1, 2, or 3 words, but only the first word is listed. Codes indicated with bar (—) must not be used.


Note 2. Two-Word Instructions

[	Second word
BL	1 1xxx yyy
BML	1 Oxxx yyyy
ВА	1 1xxx XXXX
ВМА	1 0xxx XXXX

Three-Word Instructions

	Second word	Third word
BLA	0 0111 pppp	1 1xxx XXXX
BMLA	0 0111 pppp	1 0xxx XXXX

Note 3. Relationships of Branching and Paging for Branching, and Sub-Routine Call Instructions





# MITSUBISHI MICROCOMPUTER M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		0.3~-20	V
Vı	Input voltage, port S and D inputs		0.3~-35	V
Vı	Input voltage, inputs other than port S and D	With respect to V <sub>SS</sub>	0.3~-20	V
Vo	Output voltage, port S and D outputs		0.3~-35	V
Vo	Output voltage, outputs other than port S and D		0.3~-20	V
Pd	Power dissipation	Ta = 25°C	1100	mW
Topr	Operating temperature		<b>−</b> 10 ~ 70	°C
Tstg	Storage temperature		<b>− 40 ~ 125</b>	°C

#### RECOMMENDED OPERATING CONDITIONS (Ta=-10~70°C, unless otherwise noted)

Symbol	0		Limits	ľ	Unit
3911001	Parameter	Min	Тур	Max	Offic
V <sub>DD</sub>	Supply voltage	-13.5	-15	<b>— 16.5</b>	V
Vss	Supply voltage		0		V
V <sub>IH</sub>	High-level input voltage	-1.5		0	V
$V_{IH(\phi)}$	High-level clock input voltage	-1.5		0	V
VIL	Low-level input voltage, inputs other than port D and S	V <sub>DD</sub>		-4.2	V
VIL	Low-level input voltage, port D and S inputs	-33		-4.2	V
V <sub>IL(¢)</sub>	Low-level clock input voltage	V <sub>DD</sub>		V <sub>DD</sub> +2	V
V <sub>I(K)</sub>	Analog input voltage, port K input	VREF		0	V
V <sub>REF</sub>	Reference voltage	-5		-7	
VOL	Low-level output voltage, port D and S outputs	-33		0	
f (ø)	Internal clock oscillation frequency	300		600	kHz

Note 1. V<sub>IL (\$\phi\$</sub>) is specified with respect to the maximum value of V<sub>DD</sub>. The maximum allowable value is \$-33V\$ when using a ceramic resonator with the M58841-XXXSP. This maximum allowable value is 1.1V for V<sub>IH (\$\phi\$)</sub> when using the M58841-XXXSP.

#### ELECTRICAL CHARACTERISTICS (Ta=-10~70°C, VDD=-15V±10%, VSS=0V, f(\phi)=300~600kHz, unless otherwise noted)

Symbol		T	ļ	Limits		
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>T</sub> –	Negative threshold voltage, RESET input	V <sub>DD</sub> =-15V, Ta=25°C	-4		- 7	V
VT + VT	RESET input hysteresis	V <sub>DD</sub> =-15V, Ta=25°C	2		3.5	V
Voн	High-level output voltage, port D outputs	$V_{DD} = -15V, I_{OH} = -15mA, Ta = 25^{\circ}C$	-2.5			V
VoH	High-level output voltage, port S outputs	V <sub>DD</sub> = -15V, I <sub>OH</sub> = -8 mA, Ta = 25°C	-2.5			V
I <sub>ІН</sub>	High-level input current, port K (depletion load)	$V_{DD} = -15V$ , $V_{IH} = 0V$ , $Ta = 25$ °C	100		370	μА
LiH	High-level input current, port K (enhancement load)	$V_{DD} = -15V$ , $V_{IH} = 0V$ , $Ta = 25$ °C	40		200	μА
hн	High-level input current, RESET	V <sub>DD</sub> =-15V, V <sub>IH</sub> =0V, Ta=25°C	30		100	μА
l į	Input current, port K inputs	To be measured when the instruction CPAS or CPA is not being executed, V <sub>1</sub> =-7V			7	μА
l <sub>1</sub> (φ)	Clock input current	V <sub>I (φ)</sub> = -15V, Ta = 25°C		- 20	-40	μА
Гон	High-level output current, port D outputs	$V_{DD} = -15V$ , $V_{OH} = -2.5V$ , $Ta = 25^{\circ}C$			-15	mA
Гон	High-level output current, port S outputs	V <sub>DD</sub> =-15V, V <sub>OH</sub> =-2.5V, Ta-25°C			8	mA
loL	Low-level output current, port D and port S outputs	V <sub>OL</sub> =-33V, Ta=25°C			-33	μА
IDD	Supply current from V <sub>DD</sub>	V <sub>DD</sub> =-15V, Ta=25°C			41	mA
IREF	Current from V <sub>REF</sub>	V <sub>REF</sub> = -7V, Ta = 25°C			-0.7	mΑ
Cı	Input capacitance, port K inputs	$V_{DD} = V_1 = V_0 = V_{SS}$ , $f = 1MHz$ 25mVrms		7	10	pF
C <sub>I</sub> (\$\phi\$)	Clock input capacitance	$V_{DD} = X_{OUT} = V_{SS}, f = 1MHz$ 25 mVrms		7	10	pF
	A-D conversion linearity error	V <sub>REF</sub> =-7V	)			
	A-D conversion zero error	V <sub>REF</sub> =-7V	Overall	± 2	± 3	LSB
	A-D conversion fullscale error	V <sub>BEF</sub> = -7V				

Note 2. Currents are taken as positive when flowing into the IC (No sign), with the minimum and maximum values as absolute values.


- 3. The overall sum of the port D high-level output currents should be kept below 75 mA.
- 4. The negative threshold voltage, hysteresis, high-level input current (depletion load), and high-level input current. For reset refer to the M58841-XXXSP.
- 5. The high-level input current (enhancement load), refer to the M58840-XXXP.



## M58840-XXXP,M58841-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

## TIMING DIAGRAM



Note 1. The crosshatched area indicates invalid input.

# DOCUMENTATION REQUIRED UPON ORDERING

The following information should be provided when ordering a custom mask.

(1) M58840-XXXP, M58841-XXXSP mask confirmation sheet.

(2) ROM data

3 EPROM sets

(3) Soutput PLA coding

On confirmation sheets

(4) Interrupt input Schmitt

circuits

On confirmation sheets

(5) M58840-XXXP reset circuits

On confirmation sheets

(6) Port K pulldown transistors

On confirmation sheets

(7) Pork K input discharge

transistors

On confirmation sheets

#### MASK OPTIONS

The following type of mask options are available, specifiable at the time of ordering

- (1) Soutput PLA data
- (2) Interrupt input Schmitt circuit
- (3) M58840-XXXP reset circuit
- (4) Port K input pulldown resistors
- (5) Port K input discharge transistors

#### DESCRIPTION

The M58842S MELPS 4 system evaluation device is designed to emulate the M58840-XXXP, M58841-XXXSP, M58843-XXXP and M58844-XXXP single-chip 4-bit microcomputer. It has been developed using P-channel aluminumgate ED-MOS technology, and has a 64-pin ceramic DIL package. The M58842S facilitates fast development of new systems by using a program memory ROM external to the M58842S.


#### **FEATURES**


- Except for the mask ROM, all functions are equivalent to the M58840-XXXP.
- RAM capacity ...... 128-word x 4-bit
- Single 15V power supply
- Built-in A/D converter/(15 analog inputs)
- Two data pointers

- Capable of direct drive of large fluorescent display tubes
- Internal PLA (mask option) for port S
- Internal clock generator

#### **APPLICATION**

 System development and prototyping of equipment using the M58840-XXXP, M58841-XXXSP, M58843-XXXP, and M58844-XXXP single-chip 4-bit microcomputers.







#### **FUNCTION**

The M58842S MELPS 4 system evaluation device has the same functions as the M58840-XXXP single-chip 4-bit microcomputer except for the program memory ROM, which must be provided for from an external source connected through the address output pins ( $A_0 \sim A_{10}$ ) and instruction input pins ( $I_0 \sim I_8$ ).

In using the single-chip 4-bit microcomputer to control the operations of equipment, the operational procedures have to be put in a program and stored in the program memory (ROM). It may, however, consume a lot of time and effort, not to mention the cost, when a program correction is needed. This would naturally call for simulation of the application program before masking it into a ROM. In order to satisfy such a requirement, the M58842S has been prepared for evaluating a trial program before programming it into a mask-programmable ROM.

When using the M58842S for evaluating the M58841-XXXSP, M58843-XXXP and M58844-XXXP which are partially different from the M58840-XXXP (e.g. in the

number of I/O ports), use the appropriate pins only. For example, since the M58843-XXXP is provided with a IK-word ROM, use the last IK words of the M58842S. Also since only the  $K_0$  to  $K_3$  ports are available, use  $K_0$  through  $K_3$  of the M58842S.

#### **DESCRIPTION OF OPERATION**

Programmable Logic Array (PLA) for the S-Output The standard code listed below is stored in the PLA for the S-output. This code is used for numerical indication on 7-segment display units.

#### Input of ROM Data

Machine instructions can be executed by the M58842S if input from an external source. During the state  $T_2$ , the ROM address signal appears on the ROM address output pins  $A_0\!\sim\!A_{1\,0}$ . Then ROM data corresponding to this address should be applied to the ROM data input pins  $I_0\!\sim\!I_8$  during state  $T_6$ . For further details, refer to the instruction fetch timing diagram. During this application the input pin CNV  $_{DD}$  should be connected to  $V_{DD}$ .

#### LIST OF S-OUTPUT PLA CODES




		Register A						Port S	output				Display
Hexadecimal notation	А3	A2	A 1	Α0	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>	Display
0	0	0	0	0	н	н	L	L	Н	н	н	н	0
1	0	0	0	1	L	L	L	L	L	н	Н	L	
2	0	0	1	0	н	L	н	L	Н	Н	L	н	2
3	0	0	1	1	L	L	н	L	н	Н	н	н	3
4	0	1	0	0	L	Н	н	L	L	Н	н	L	니
5	0	1	0	1	L	Н	н	L	н	L	н	Н	5
6	0	1	1	0	н	н	н	L	н	L	н	н	5
7	0	1	1	1	L	н	L	L	н	н	н	L	
8	1	0	0	0	Н	н	Н	L	Н	н	Н	н	8
9	1	0	0	1	L	н	Н	L	н	н	н	н	9
А	1	0	1	0	н	L	н	L	L	L	Н	н	0
В	1	0	1	1	L	L	L .	Н	L	L	L	L	_
С	1	1	0	0	н	н	н	L	Н	L	L	н	Е
D	1	1	0	1	н	н	L	L	Н	L	L	н	
E	1	1	1	0	L	L	Н	L	L	L	L.	L	_
F	1	1	1	1	L	L	L	L	L.	L	L	L	Blank



## PIN CONFIGURATION

Pin	Name	Input or output	Function
K0 , K14	Analog input port K	In	Analog port K has 15 independent analog input terminals. All signals applied to the 15 input lines of port K are simultaneously compared with the $V_{ref}$ generated by the D-A converter. Corresponding bits of register J are set when the condition, $ V_{ref}  >  V_{K(Y)} $ is met. This port is utilized for receiving input signals from the touch panel or receiving analog inputs from temperature and other sensing devices. It can also be used as a value threshold digital signal input port when the $V_{ref}$ is properly selected.
S <sub>0</sub> \ S <sub>7</sub>	I/O port S	In/out	The I/O port S can be used as either an 8-bit output port or a pair of 4-bit input ports. Since it has open-drain circuits, it is suitable for directly driving segments of a large fluorescent display tube. It has an 8-bit output latch and can perform to drive 8 bits simultaneously. When the output of port S is programmed to low-level, it remains in the floating (high-impedance) state so that it can be used as an input port.
D <sub>0</sub>	I/O port D	In/out	The I/O port D is composed of 11 bits that can be used as discrete I/O units. Latches are provided on the output side to maintain individual output signals. When port D output is programmed to low-level, to keep it in floating (high-impedance) state, it can be used as a sense input port. The level of the input signal is sensed at the input terminal and is tested to determine if it is high or low by executing a skip instruction.
A <sub>0</sub> , A <sub>10</sub>	ROM address output	Out	The address output is composed of 11 bits that output the contents of the program counter PC to the external program memory (ROM).
In 18	ROM data input	in	The data input is composed of 9 bits that are used to fetch the instruction code for the CPU from the external program memory (ROM)
X <sub>IN</sub>	Clock input	In	As the clock generator is contained internally, clock frequency is determined by connecting an external CR circuit or an IF ceramic resonator between the pins $X_{\text{IN}}$ and $X_{\text{OUT}}$ . In case an external clock source is to be used, it should be connected to the pin $X_{\text{IN}}$ , leaving the pin $X_{\text{OUT}}$ open.
X <sub>out</sub>	Clock output	Out	This pin generates the clock frequency from the internal clock oscillation circuit. The oscillation frequency is controlled by connecting the CR circuit or IF ceramic resonator between this pin and the pin $X_{\rm IN}$ .
INT	Interrupt request input	In	This signal is used for requesting interrupts. Whether high or low-level interrupt signals are in used for requests is selected by means of the program. When the instruction INTH is executed, interrupt is accepted with a high-level signal, and accepted with a low-level signal when the instruction INTL is executed. When an interrupt is requested and accepted, program execution is jumped to address 0 of page 12. The instruction RTI is used for the return instruction.
V <sub>REF</sub>	External reference voltage input	In	A reference voltage input is applied to the D-A converter from the external terminal. Its nominal value is $V_{REF} = -7V$ . The value (n-0.5) $V_{REF}/256$ is generated by the D-A converter, and is compared with the analog signals from the input port K; where n represents the contents of the register H-L, but when n = 0, the output voltage is treated as OV. It can also be used as an automatic reset signal input. When a high-level is applied to the $V_{REF}$ input, it actuates the automatic reset circuit, and then the $V_{REF}$ input is changed to low-level ready to start the program from address O of page O.
T <sub>4</sub>	Timing output	Out	This pin generates a part of the basic timing pulse. This signal is used for testing other devices incorporated in the system.
CNV <sub>DD</sub>	CNV <sub>DD</sub> input	In	This input terminal should be conected with the VDD and have a low-level input (=15V) applied.

#### **BASIC TIMING CHART**



Note 1: XXX indicates invalid signal input.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		0.3~-20	V
Vı	Input voltage, port S and D inputs	·	0.3~-35	V
Vi	Input voltage, other than port S and D inputs	With respect to Vss	0.3~-20	V
Vo	Output voltage, port S and D outputs		0.3~-35	V
V <sub>0</sub>	Output voltage, other than port S and D outputs		0.3~-20	V
Pd	Power dissipation	Ta = 25°C	1100	mW
Topr	Operating temperature		0~70	°C
Tstq	Storage temperature		<b>−40 ~125</b>	°C

## **RECOMMENDED OPERATING CONDITIONS** (Ta = $0 \sim 70^{\circ}$ C, unless otherwise noted)

Symbol	D		Limits		11.34
Symbol	Parameter	Min	Nom	Max	Unit
V DD	Supply voltage	-13.5	· 15	16.5	٧
Vss	Supply voltage		0		٧
VIH	High-level input voltage	-1.5		0	V
V IH(φ)	High-level clock input voltage	-1.5		0	٧
VIL	Low-level input voltage, other than port D, port S and INT	V <sub>DD</sub>		-4.2	٧
VIL	Low-level input voltage, INT input	V <sub>DD</sub>		<b>-7</b>	٧
VIL	Low-level input voltage; port D and S inputs	-33		-4.2	V
$V_{IL(\phi)}$	Low-level clock input voltage	V <sub>DD</sub>		VDD+2	٧
VI(K)	Analog input voltage; port K input	VREF		0	٧
VREF	Reference voltage	-5		-7	٧
VoL	Low-level output voltage; port D and S outputs	-33		0	٧
VoL	Low-level output voltage, ROM address output	V <sub>DD</sub>		0	V
f (φ)	Internal clock oscillation frequency	300		600	kHz

Note 1: The standard  $V_{1L}(\phi)$  is with respect to the maximum  $V_{DD}$ .


#### **ELECTRICAL CHARACTERISTICS** (Ta = 0 $\sim$ 70°C, V<sub>DD</sub> = $\sim$ 15V $\pm$ 10%, V<sub>SS</sub> = 0 V, f( $\phi$ ) = 300 $\sim$ 600 kHz, unless otherwise noted)

Symbol	Parameter	Tank and distance		Limits		Unit
Symbol	Farameter	Test conditions	Min	Тур	Max	Unit
V ін	High-level input voltage, port D and S inputs		-1.5		0	V
V ін	High-level input voltage, ROM data inputs		-1.5		0	V
VIL	Low-level input voltage, port D and S inputs		<b>- 33</b>		-4.2	V
VIL	Low-level input voltage, ROM data inputs		V DD		-4.2	V
V он	High-level output voltage, port D outputs	V <sub>DD</sub> = -15V, I <sub>OH</sub> = -15mA, T <sub>a</sub> =25°C	-2.5			V
V он	High-level output voltage, port S outputs	V <sub>DD</sub> = - 15V, I <sub>OH</sub> = -8mA, T <sub>a</sub> =25°C	-2.5			V
Vон	High-level output voltage. ROM address outputs	V <sub>DD</sub> = - 15V, I <sub>OH</sub> = -2mA, T <sub>a</sub> =25°C	<b>-2</b>			V
lı .	Input current, port K inputs	To be measured when the instruction CPAS or CPA is not being executed, $V_{\rm I}\!=\!-7{\rm V}$			-7	μА
I (φ)	Clock input current	$V_{I(\phi)} = -15V$ , $Ta = 25^{\circ}C$		-20	40	μΑ
Іон	High-level output current, port D outputs	V <sub>DD</sub> = 15V, V <sub>OH</sub> = -2.5V, Ta = 25°C			<b>— 15</b>	mA
Тон	High-level output current, port S outputs	$V_{DD} = -15 V$ , $V_{OH} = -2.5 V$ , $T_{a} = 25 ^{\circ}C$			-8	mA
loL	Low-level output current, ports D and S outputs	VoL = -33 V, Ta = 25°C			-33	μΑ
loL	Low-level output current, ROM address outputs	VoL = - 17V, Ta = 25°C			<b>— 17</b>	μА
0		$V_{DD}=V_{I}=V_{O}=V_{SS}$ , $f=1MHz$		7	10	
Ci	Input capacitance, port K inputs	25 mV rms		′	10	pF
0 4 4		$V_{DD} = X_{OUT} = V_{SS}, f = 1MHz$		7	10	_
C <sub>1</sub> (φ)	Clock input capacitance	25 mV rms		_ ′	10	pF
	A-D conversion linearity error	V <sub>REF</sub> =7V				
	A-D conversion zero error	V <sub>REF</sub> = -7V	Total	± 2	±3	LSB
	A-D conversion full-scale error	V <sub>BEF</sub> = -7V		ĺ		

Note 2: Current flowing into an IC is positive; out is negative.

3: The sum of high-level output current from port D must be 75mA (max).

## **APPLICATION EXAMPLE**



## M58843-XXXP,M58844-XXXSP

SINGLE-CHIP 4-BIT MICROCOMPUTER
WITH 8-BIT A/D CONVERTER

#### **DESCRIPTION**

The M58843-XXXP and M58844-XXXSP are single-chip 4-bit microcomputers fabricated using p-channel aluminum gate ED-MOS technology. They include an on-chip 8-bit A-D converter. The M58843-XXXP is housed in a 28-pin plastic moulded DIL package while the M58844-XXXSP is housed in a 40-pin shrink plastic molded DIL package.


#### **FEATURES**

<b>F</b>	EATURES
•	Basic machine instructions 67
•	Basic instruction execution time
	(for single-word instructions using
	a 600kHz clock frequency )10μs
•	Memory capacity ROM1024 words x 9 bits
	RAM 64 words x 4 bits
•	Single –15V power supply
•	Built-in 8-bit A-D converter
•	Two built-in data pointers
•	Subroutine nesting
•	Analog/digital inputs (port K)
	M58843-XXXP 4 lines
	M58844-XXXSP 11 lines
•	Input/output (ports D and S)

- Capable of driving large fluorescent tube displays
- Built-in port S output decoder PLA (mask option)
- Built-in pull-down transistors (ports D, K, and S, mask option)
- Built-in clock generator circuit


#### **APPLICATIONS**

- Electronic ranges, air conditioners, heaters, washing machines, rice cookers
- Office equipment, copying machines



## M58843-XXXP.M58844-XXXSP

SINGLE-CHIP 4-BIT MICROCOMPUTER
WITH 8-BIT A/D CONVERTER



## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### PERFORMANCE SPECIFICATIONS

Par	ameter		Perfor	mance
1 ali	arrieter		M58843-XXXP	M58844-XXXSP
Basic machine instr	ructions		67	67
Instruction executi	on time(1-	word instruction)	10µs (with a clock frequency of 600kHz)	10µs (with a clock frequency of 600kHz)
Clock frequency			300~600kHz	300 ~ 600kHz
Memory capacity		ROM	1024 :words x 9 bits	1024 words x 9 bits
wiemory capacity		RAM	64 words x 4 bits	64 words x 4 bits
	K	Input	115/t.x.4	; <sup>(14</sup> 1 bit x 11
	S	Output	8 bits x 1	8 bits x 1
I/O port	3	Input	4 bits x 2	4 bits x 2
	D	Output	1 bit x 8	1 bit x 11
	, D	Sense input	1 bit x 8	1 bit x 11
A-D conversion cir	cuit		Built-in (accuracy ± 2LSB, typ)	Built-in (accuracy ± 2LSB, typ)
RESET input			1 pin	1 pin
Subroutine nesting			3 levels (including one level of interrupt)	3 levels (including one level of interrupt
Clock generator			Built-in(externally connected RC circuit or ceramic resonator)	Built-in (externally connected RC circuit or ceramic reson
I/O characteristics	I/O with	standing voltage	-33V (max)	-33V (max)
of ports	Port S	output current	-8mA (max)	-8mA (max)
OT POT (3	Port D	output current	-15mA (max)	-15mA (max)
Supply voltage	V <sub>DD</sub>		-15V (typ)	~15V (typ)
Supply voltage	Vss		0 V	0 V
Device structure			p-channel aluminum gate ED-MOS	P-channel aluminum gate ED-MOS
Package			28-pin plastic molded OIL package	40 per strink plastic molded DIL package
Power dissipation	excluding	ports)	400mW (typ)	400mW (typ)

## PIN DESCRIPTIONS

Pin	Name	Input or output	Function .
V <sub>DD</sub> Vss	Power supplies	ln	$V_{DD}$ and $V_{SS}$ are applied as -15V $\pm$ 10% and 0V respectively
$K_0 \sim K_3$ (M58843 -XXXP) $K_0 \sim K_{10}$ (M58844 -XXXSP)	Analog/digital input port K	· In	The input port K consists of 4 (11 for the M58844-XXXP) independent analog input pins.  They can be programmed to receive digital quantities as well.
S <sub>0</sub> - S <sub>7</sub>	Input/output port S	In/out	The I/O port S can be used as either an 8-bit output port or a pair of 4-bit input ports.  Since it has open drain circuits, it is suitable for directly driving segments of a large fluorescent display tube.  When the output port S is programmed to a low level, it remains in the floating state (high-impedance) so that it can be used as an input port.
$D_0 \sim D_7$ (M58843 -XXXP) $D_0 \sim D_{10}$ (M58844 -XXXSP)	Input/output port D	In/out	Port D consists of 8 bits for the M58843-XXXP and 11 bits for the M58844-XXXSP, all bits operating individually for input and output functions. When a port D output is programmed to low, the output floats (goes to high, impedance state) and the input signal can be sensed.
Χ <sub>IN</sub>	Clock input	In	A clock generator is built into the device so that the clock frequency is determined by connecting an external RC circuit or ceramic resonator between pins $X_{IN}$ and $X_{OUT}$ . When an external clock source is used, it should be connected to the $X_{IN}$ pin, leaving the $X_{OUT}$ pin open.
Хоит	Clock output	Out	This pin is the output of the built-in clock generator circuit, The oscillation frequency is controlled by connecting an RC circuit or ceramic resonator element between this pin and the X <sub>IN</sub> pin.
INT	Interrupt request input	In	This pin is used to input the interrupt request signal. The level of the interrupt signal can be programmed as either high or low.
VREF	Reference voltage input	In	This is the input for the reference voltage applied to the D-A converter.
CNVss	CNV <sub>SS</sub> input	ln	This input is connected to V <sub>SS</sub> and must have a high-level input applied to it (0V).
RESET	Reset input	ln .	When this input is kept high for at least two machine cycles, the reset state is enabled.
Vp (M58844 XXXSP only)	Pull-down voltage input	ln	This pin is used to supply the pull-down voltage for port D outputs and port S outputs.

## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

# BASIC FUNCTION BLOCKS Program Memory (ROM)

This 1024-word x 9-bit mask programmable ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 8 pages, each containing an address range of 0  $\sim$  127. Fig. 1 shows the address map of this ROM.

#### Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter (PC) is an 10-bit binary counter, the upper order 3 bits of which (PC $_{\rm H}$ ) indicate the ROM page, and the lower order 7 bits of which (PC $_{\rm L}$ ) are a pure binary address designation. Each time an instruction is executed, PC $_{\rm L}$  is incremented by one step. For branching, and subroutine call instructions, its value is set to the designated address.

When the 127th address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 14 and page 15 are special pages used for subroutine calls. The page 14 subroutine can be called with a one word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to B and BA on page 14. Also, B or BA is equivalent to B or BA on page 15. This condition is cancelled when the RT, RTS, BL, BML, BLA or BMLA instruction is executed. Note 3 under the instruction codes shows corresponding states.

#### Stack Registers (SK<sub>0</sub>, SK<sub>1</sub>, SK<sub>2</sub>)

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its original routine. The SK registers are organized in three words of 10 bits each, enabling up to three levels of subroutine nesting. If one word is used for an interrupt routine, the remaining two levels can be used for subroutine calls.

#### Data Memory (RAM)

This 256-bit (64 words x 4 bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 64 words are arranged as 4 files x 16 digits x 4 bits. Fig. 2 shows the RAM address map.

The RAM address specification is made by the combination of data pointer DP register X, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as

long as the address is not changed this is not necessary.

#### Data Pointers (DP, DP')

These registers are used to designate RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 6-bit register group. Register X (the upper order 2 bits of DP) designates a RAM file; and register Y (the lower order 4 bits of DP) designates the digit position of the RAM file. At the same time, register Y designates bit positions of the I/O port D and register J.

#### 4-bit Arithmetic Logic Unit (ALU)


This unit executes 4-bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry. The arithmetic logic unit performs addition, logical comparisons, arithmetic comparisons, and bit manipulation.

#### Register A and Carry flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion and data input/output are executed by means of this register. Carry or borrow from register is stored in the carry flag's CY and CY' after execution of arithmetic or logical operations. The carry flags CY and CY' can also be used as 1-bit flags. Carry flags and data pointer DP selection is done by means of the selector CPS.

#### Registers B and E

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register E is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary storage register for I/O port S.



Note: The M58843-XXXP and M58844-XXXSP programs are developed using a support system having a 2048 word x 9-bit ROM memory. When using such a system pages 8 through 15 of the 2048 words (pages 0 through 15) are used so that the program counter PC $_{\rm H}$ = 0  $\sim$  7 is defined as pages 8 through 15.

Fig. 1 ROM Address map

## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

File desig- nation	Register X			0				1			2	2			3	3	
File	name		F				F	1			F	2			F	3	_
Bit desi	gnation	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
	0																
	1																
Digit designation	2			Γ													
(register Y)	:														$\equiv$		
	14			T													
	15																

Fig. 2 RAM Address map

#### A/D Conversion Circuit

The following A/D conversion functions are controlled by software as described below. Fig. 3 shows the block diagram.

#### (1) Comparators

These comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the larger of the D-A converter output Vref and the port K input signals  $V_{K(Y)}$  (where  $(Y) = 0 \sim 10$ ).

#### (2) Register J

Register J is composed of 11 1-bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register J with respect to the comparison results is as follows.

1 when 
$$|Vref| > |V_{K(Y)}|$$

0 when 
$$|Vref| < |V_{K}|$$

In this relationship (Y) represents the bit position in register J which is designated by register Y. The comparison results can be checked for each bit using the SZJ instruction.

#### (3) Registers H - L

These two 4-bit registers are capable of transferring and exchanging data to and from register A.

The 8-bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and lower order 4 bits from L.

#### (4) Register C

This 3-bit register is used as a counter to designate bit positions in the H and L registers.

#### (5) D-A Converter

The D-A converter converts the digital values stored in the registers H and L, referencing with the external reference voltage  $V_{\rm REF}$  applied at the pin  $V_{\rm REF}$ , to the analog value of the internal reference voltage Vref.

The theoretical value of the internal reference voltage Vref is defined as follows,

Vref = 
$$\frac{n-0.5}{256}$$
 x V<sub>REF</sub>, where, n = 1, 2, ......... 255

$$Vref = 0$$

, where, n = 0

In the above relationships n is the value weighted according to the contents of registers H and L.

#### A-D Conversion Algorithms

A-D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program, either the successive approximation method or the sequential comparison method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating software selection of the A-D conversion technique.

#### (1) Successive Approximation

In this method, the conversion speed is maintained constant regardless of the amplitude of the analog signal. The A-D conversion process requires 0.6ms (at 600KHz clock frequency). 12 programs words are required.

#### (2) Sequential Comparison

In this method the conversion speed varies in accordance with the rate of change of the analog quantity. When the rate of change is slow, the conversion rate increases. 30 program words are required.




Fig. 3 A-D Conversion circuit block diagram

## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### Interrupt

The flag INTE is a 1-bit flip-flop used to control interrupt operation. When an interrupt request signal is applied to the pin INT while the interrupt is enabled, the INTE flag is reset to disable further interrupts, after which the program jumps from the main program to address 0 of page 12. When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY, and registers used by the interrupt program are saved. It is necessary to restore these before returning to the main program by using the instruction RTI.

When an interrupt occurs, the microcomputer internal states are as follows.

(1) Program Counter

The current address in the main program is stored in a stack register and the program counter is set to page 12, address 0.

(2) Interrupt Flag INTE

The flag INTE is reset to disable further interrupts. This disable state will continue even after the program has returned from the interrupt routine to the main program by the execution of the RTI instruction. EI is executed and when the input level of the INT input changes, this state is disabled. Thus, when the INTH instruction is executed the interrupt state is enabled when the INT input goes high. As long as it remains in the high state, further interrupts are prohibited. If the INT input should change to a low level and return to high, the next interrupt will be accepted.

(3) Skip Flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved.

As a mask option, the interrupt pins may be provided with Schmitt input circuits.

#### Input/Output Pins

(1) Input port K

The input port K consists of 4 bits for the M58843-XXXP and 11 bits for the M58844-XXXSP. The voltage level input at these pins is compared with the D-A converter voltage output Vref by a comparator and the results stored in register J. As a mask option, it is possible to build load resistors into the input port K. These are implemented using depletion-type MOS transistors. In addition, to enable the use of capacitive touch-type keys, it is possible to provide these inputs with the required discharge transistors.

(2) Input/Output Port S

The input/output port S consists of 8 bits, each bit

with an output latch. These latches are used to store data transferred by means of a PLA from register A, or data transferred from register A and register B directly, or data transferred from register E directly. 4 bits at a time of the 8 input bits of port S may be transferred to register A.

Because port S outputs are provided with a built-in PLA, it is possible to output any arbitrarily settable 8-bit code from an input specified by register A. These PLA output codes can be specified arbitrarily as a mask option.

In addition, as a mask option, it is possible to build-in load resistors at the input/output port S. The load resistors are implemented with depletion-type MOS transistors.

(3) Input/Output Port D

The input/output port D consists of 8 bits for the M58843-XXXP and 11 bits for the M58844-XXXSP. Each bit can be individually designated as either input or output and is provided with its own latch. The contents of the data pointer register Y can be used to designate a single bit of port D for output or sensing.

In addition, as a mask option load resistors may be built-in at the input/output port D. These resistors are implemented by means of depletion-type MOS transistors.

When port S or port D is used as an input port, the output should first be cleared to the low state.

#### **Reset Function**

When the RESET input is kept high for at least two machine cycles, the reset state is enabled. As shown in Fig. 4, it is possible to implement a power-on reset circuit using an externally connected capacitor, resistor and diode. For this configuration, when the supply voltage falls below -13.5V, the circuit design should insure that the RESET input is above -4V.

When the reset state is enabled, the following operations are performed.

(1) The program counter is set to page 8, address 0

 $(PC) \leftarrow 0$ 

Note 1: The M58843-XXXP and M58844-XXXSP programs are developed using a support system having a 2048 word  $\times$  9-bit ROM memory. When using such a system pages 8 through 15 of the 2048 words (pages 0 through 15) are used so that the program counter PCH= 0  $\sim$  7 is defined as pages 8 through 15.

(2) The interrupt mode is in the interrupt disabled state

/INTE\ ← (

This is the same state as when the instruction DI is executed.

(3) By setting the interrupt request signal INT to high, the interrupt enabled state is entered. This is the same state

# MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

as when the instruction INTH is executed.

- (4) All outputs of port S are cleared to low
- (S) ← 0
- (5) All outputs of port D are cleared to low
- $(D) \leftarrow 0$
- (6) The carry and data pointer selector CPS is cleared to low to designate DP and CY (CPS) ← 0




Fig. 4 Power-on reset

#### **Clock Generator Circuit**

A clock generator circuit has been built-in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the  $X_{\rm 1N}$  pin, leaving the  $X_{\rm OUT}$  pin open. Circuit examples are shown in Fig. 5 to Fig. 7.




Fig. 5 External RC circuit




Fig. 6 Externally connected ceramic resonator




Fig. 7 External clock input circuit

#### MASK OPTIONS

The following mask options are available, specifiable at the time of initial ordering.

- (1) S output PLA data
- (2) Interrupt input Schmitt circuit
- (3) Port Kinput pull-down resistors
- (4) Port K input discharge transistors
- (5) Port S input/output pull-down resistors
- (6) Port D input/output pull-down resistors

# DOCUMENTATION REQUIRED UPON ORDERING

The following information should be provided when ordering a custom mask.

- (1) M58843-XXXP, M58844-XXXSP mask confirmation sheet
- (2) ROM data
- 3 EPROM sets
- (3) Soutput PLA coding
- On confirmation sheets
- (4) Interrupt input Schmitt circuits

On confirmation sheets

- (5) Port K input pull-down resistors
  - On confirmation sheets
- (6) Port K input discharge transistors

On confirmation sheets

(7) Port S input/output pull-down resistors

On confirmation sheets

(8) Port D input/output pull-down resistors

On confirmation sheets

## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### LIST OF INSTRUCTION CODES

D <sub>8</sub> ~	exa-	0 0000	0 0001	0 0010	0 0011	0 0100	0 0101	0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 0000 1 0111	1 1000 5 1 1111
, \nc	ota- on	0 0	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 A	0 B	0 C	0 D	0 E	0 F	10 ~ 17	18~ 1F
0000	0	NOP	CLS	SZB	SEY	LCPS	ODAE	XAM	BL		_	Α	LA	LXY	LXY	LXY	LXY	2014	В
0000	0	NOP	ULS	0	0	0	CPAE	0	вмь		_	0	0	0, 0	1, 0	2, 0	3, 0	ВМ	В
0001	1	BA BMA	CLDS	SZB	SEY	LCPS	CPAS	ХАМ	BL		_	Α	LA	LXY	LXY	LXY	LXY	ВМ	В
0001	1	BLA	CLUS	1	1	1	CPAS	1	BML			1	1	0, 1	1, 1	2, 1	3, 1	DIVI	_ B
0010	2	INY		SZB	SEY	SHL	RHL	ХАМ	BL			Α	LA	LXY	LXY	LXY	LXY	ВМ	В
0010	_			2	2	SIL	I THE	2	BML			2	2	0, 2	1, 2	2, 2	3, 2	DIVI	В
0011	3	DEY	CLD	SZB	SEY	_	_	XAM	BL	_		Α	LA	LXY	LXY	LXY	LXY	вм	В
0011	3	DL. 1	OLD	3	3			3	BML			3	. 3	0, 3	1, 3	2, 3	3, 3	DIVI	
0100	4	DI	RD		SEY	RT	IAS	TAM	BL	_		Α	LA	LXY	LXY	LXY	LXY	вм	В
0100	_		,,,,,		4	1111	0	0	BML			4	4	0, 4	1, 4	2, 4	3, 4	DIVI	
0101	5	ΕI	SD	_	SEY	RTS	IAS	TAM	BL	_		Α	LA	LXY	LXY	LXY	LXY	ВМ	В.
0101	Ĵ		30		5	1110	1	1	BML			5	5	0, 5	1, 5	2, 5	3, 5	DIV	
0110	6	INTH	TEPA	SEAM	SEY	RTi		TAM	BL	_	_	Α	LA	LXY	LXY	LXY	LXY	ВМ	В
0110			1017	OLAW	6	1111		2	BML.			6	6	0, 6	1, 6	2, 6	3, 6	DIVI	
0111	7	INTL	OSPA	_	SEY		LC7	TAM	BL			Α	LA	LXY	LXY	LXY	LXY	ВМ	8
0111	,	11412	031 A		7		207	3	BML			7	7	0, 7	1, 7	2, 7	3, 7	DIVI	
1000	8	CPA	XAL		SEY	RC	ХАН	XAMD	BL		_	Α	LA	LXY	LXY	LXY	LXY	ВМ	В
1000		01 7	^?-		8	110	^^	0	BML			8	8	0, 8	1, 8	2, 8	3, 8	DIVI	
1001	9	DEC	TLA	SZJ	SEY	sc	THA	XAMD	BL	_		Α	LA	LXY	LXY	LXY	LXY	ВМ	В
1001		020	120	023	9	- 50	111/2	1	BML			9	9	0, 9	1, 9	2, 9	3, 9		
1010	A	АМ	TEAB		SEY		_	XAMD	BL			A	LA	LXY	LXY	LXY	LXY	вм	В
10.10			1245		10			2	BML			10	10	0, 10	1, 10	2, 10	3, 10	5.01	
1011	В	OSE	OSAB	SZD	SEY		_	XAMD	BL	_	_	Α	LA	LXY	LXY	LXY	LXY	ВМ	В
			OUAD	020	11			3	BML			11	11	0, 11	1, 11	2, 11	3, 11		
1100	c	TYA	TBA	_	SEY	SB	RB	XAMI	BL	_		Α	LA	LXY	LXY	LXY	LXY	ВМ	В
- 1100			152		12	0	0	0	BML			12	12	0, 12	1, 12	2, 12	3, 12		
1101	D	LAT	TAY		SEY	SB	RB	XAMI	BL	_		Α	LA	LXY	LXY	LXY	LXY	ВМ	В
					13	1	1	1	BML			13	13	0, 13	1, 13	2, 13	3, 13		
1110	Ε	АМС	TAB		SEY	SB	RB	XAMI	BL	_		Α	LA	LXY	LXY	LXY	LXY	вм	В
					14	2	2	2	BML			14	14	0, 14	1, 14	2, 14	3, 14		
1111	F	AMCS		szc	SEY	SB	RB	XAMI	BL	СМА	_	А	LA	LXY	LXY	LXY	LXY	вм	В
				0	15	3	3	3	BML			15	15	0, 15	1, 15	2, 15	3, 15		


Note 1: This list shows the machine codes and corresponding machine instructions,  $D_3 \sim D_0$  indicate the low-order 4 bits of the machine code and  $D_8 \sim D_4$  indicate the high-order 5 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one, two, or three words, but only the first word is listed. Code combination indicated with a bar (-) must not be used.

Note 2: Two-word instruction

		Second word
BL	1	1ххх уууу
BML	1	Оххх уууу
BA	1	1xxx XXXX
BMA	1	Oxxx XXXX

Three-word instr	uction				
THIEE-WOLG INSU			Second word		Third word
	BLA	0	0111 pppp	1	1xxx XXXX
	BMLA	.0	0111 pppp	1	0xxx XXXX

Note 3: Page relationships for branching by means of branching instructions and subroutine calling instructions.



## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### MACHINE INSTRUCTIONS

ype of		Instruction code	,	words	cycles			გ	
nstruc- ion	Mne- monic	D. D	16 mal notation	No. of	No. of	Functions	Skip conditions	Flag	Description of operation
Register-to-register transfers	TAB TBA TAY TYA TEAB TEPA	0 0001 1110 0 0001 1100 0 0001 1101 0 0000 1100 0 0001 1010 0 0001 0110	0 1E 0 1C 0 1D 0 0C 0 1A 0 16	1 1 1 1 1	1 1 1 1 1	$ \begin{array}{ll} (A) \!\!\leftarrow\!\! (B) \\ (B) \!\!\vdash\!\! (A) \\ (A) \!\!\vdash\!\! (Y) \\ (Y) \!\!\vdash\!\! (A) \\ (E, \!\!\vdash\!\! E_1) \!\!\vdash\!\! (B), \ (E_3 \!\!\vdash\!\! E_6) \!\!\vdash\!\! (A) \\ (E, \!\!\vdash\!\! E_2) \!\!\vdash\!\! through PLA \!\!\vdash\!\! (A) \end{array} $	- - - - -	X X X X	Transfers contents of register B to register A. Transfers contents of register A to register B. Transfers contents of register Y to register A. Transfers contents of register A to register Y. Transfers contents of registers A and B to register E. Docodes contents of register A in the PLA and trasfers result to register E.
	LXY x,y	О 11хх уууу	0 C y	1	1	$(x) \leftarrow x$ , where $x = 0 \sim 3$ $(y) \leftarrow y$ , where, $y = 0 \sim 15$	Written successively	x	Loads value of "x" into register X and of "y" into Y. When LXY is written successively, the first is executed and successive ones
ddres	INY	0 0000 0010	0 0 2	1	1	(Y)←(Y)+1	(Y)=0	×	are skipped Increments contents of register Y by 1. Skips next instruction
RAM addresses	DEY	0 0000 0011	0 03	1	1	(Y)←(Y)−1	(Y)=15	x	when new contents of register Y are "0"  Decrements contents of register Y by 1. Skips next instruction when new contents of register Y are "15".
	LCPS I	0 0100 0001	0 4 1	1	1	(CPS)←i, where, i=0, 1		×	DP and CY are active when i=0, DP' and CY' when i=1.  Transfer the RAM contents addressed by the active DP to
sfers	TAM J	0 0110 01 ) ]	0 64	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X) \forall i$ , where, $i=0 \sim 3$ $(A) \leftarrow (M(DP))$	_	×	register A. Register X is then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X. Exchanges the contents of the RAM DP and register A. Contents
or tran	-		0 68			$(X)\leftarrow(X) \forall j$ , where, $j=0\sim3$	<i>6</i> .3 -		of X are then "exclusive OR-ed" with the value and the result stored in register X.
RAM-accumulator transfers	XAMD j	0 0110 10]]	t	וי	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) - 1$ $(X) \leftarrow (X) \forall i, \text{ where, } i = 0 \sim 3$	(Y)=15	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value i in the instruction, and the result stored in register X. The contents of register Y are decremented by 1, and when the result is 15, the next instruction is skipped.
RAM-	XAMI j	0 0110 11]]	0 6 C	1	1	$(A) \leftrightarrow (M(DP)), (Y) \leftarrow (Y) + 1$ $(X) \leftarrow (X) \forall j, \text{ where, } j = 0 \sim 3$	(Y)=0	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-dd" with the value in the instruction and result stored in register X. The contents of register Y are when the incremented by 1, and when the result is 0, the next instruction is skipped.
	LA n	0 1011 nnnn	0 B n	1	1	(A)←n, where, n=0~15	Written successively	x	Loads the value n into register A. When LA is written consecutively the first is executed, and successive ones are skipped.
	AM	0 0000 1010	0 O A	1	1	(A)←(A)+(M(DP))	-	x	Adds the contents of the RAM to register A. The result is retained in register A, and the contents of flag CY are unaffected.
Arithmetic operations	AMC	0 0000 1110	0 0 E	۱	1	$(A)\leftarrow(A)+(M(DP))+(CY)$ $(CY)\leftarrow carry$	-	0/1	Adds the RAM contents addressed by the active DP and contents of flag CY to register A. The result is stored in register A, and the carry in the active flag CY.
netic op	AMCS	0 0000 1111	0 O F	1	1	$(A)\leftarrow(A)+(M(DP))+(CY)$ $(CY)\leftarrow carry$	(CY) = 1 A carry is not produced and	0/1	Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced.
Arithr	Αn	0 1010 nnnn	O An	1	1	$(A)\leftarrow (A)+n$ , where, $n=0\sim 15$	=0 n≠6	x	Adds value n in the instruction to register A. The contents of flag CY are unaffected and their next instruction is skipped if a carry is not produced, except when n=6.
	SC RC SZC CMA	0 0100 1001 0 0100 1000 0 0010 1111 0 1000 1111	0 49 0 48 0 2F 0 8F	1 1 1	1 1 1	(CY)←1 (CY)←0  (A)←(Ā)	- (CY)=0 -	1 0 X X	Sets active flag CY. Resets active flag CY. Skips next instruction when contents of the active flag CY are O. Stores complement of register A in register A.
ş.	SB j	0 0100 11	0 4 C	1	1	$(Mj(DP))\leftarrow 1$ , where, $j=0\sim 3$	-	x	Sets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction)
operations	RB j	0 0101 11;;	0 5 ¢	1	1	$(Mj(DP))\leftarrow 0$ , where, $j=0-3$	-	x	Resets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction).
Bit ope	SZB j	0 0010 00]]	0 2 1	1	1		(Mj(DP)) = 0 where, j=0~3	×	Skips next instruction when the contents of the jth bit of the RAM addressed by the active DP (the bit which is designated by the value j in the instruction) are O.
es .	SEAM	0 0010 0110	0 26	1	1		(M(DP))=	x	Skips next instruction when contents of register A are equal to
Compares	SEY y	O O O 1 1 y y y y	0 Зу	1	1		(A) (Y)=y where, y=0~15	x	the RAM contents addressed by the active DP. Skips next instruction, when the contents of register Y are equal to the value y in the instruction.
	TLA THA TAJ	0 0001 1001 0 0101 1001 0 0000 1101	0 19 0 59 0 0D	1 1 1	1 1 1	$\begin{array}{l} (L) \! \leftarrow \! (A) \\ (H) \! \leftarrow \! (A) \\ (Y, Y_0) \! = \! 0 \text{ when, } : (A) \! \leftarrow \! (J_3  J_2  J_1  J_0) \\ (Y, Y_0) \! = \! 1 \text{ when, } : (A) \! \leftarrow \! (J_3  J_4  J_3  J_4) \\ (Y, Y_0) \! = \! 1 \text{ when, } : (A) \! \leftarrow \! (0  J_0  J_3  J_8) \\ (Y, Y_0) \! = \! 2 \text{ when, } : (A) \! \leftarrow \! (0  0  0  0) \end{array}$	- - -	×××	Transfers contents of register A to register L. Transfers contents of register A to register H- Transfers designated contents of register J to register A.
	XAL XAH	0 0001 1000	0 18 0 58	1	1	(A)↔(L) (A)↔(H)	_	×	Exchanges contents of register A with contents of register L.  Exchanges contents of register A with contents of register H.
	LC7 DEC	0 0101 0111	0 5 7 0 0 9	1 1	1	(A) ↔ (H) (C) ← 7 (C) ← (C) − 1	(O)=7	X X X	Loads 7 to register C.  Decrements contents of register C by 1, when result is 7, skips next.
rations	SHL	0 0100 0010	0 4 2	1	1	$(C_2) = 1$ when, : $(H'_{C_1-C_0}) \leftarrow 1$ $(C_2) = 0$ when, : $(L_{(C_1-C_0)}) \leftarrow 1$	-	x	Sets the bit in register L or H designated by register C. The box instruction shows the relationship (C) 7 6 5 4 3 2 1 1 0 between register C and bit position.  Bit H <sub>3</sub>  H <sub>2</sub>  H <sub>1</sub>  H <sub>2</sub>  L <sub>1</sub>  L <sub>1</sub>  L <sub>1</sub>  L <sub>1</sub>  L <sub>1</sub>  L <sub>2</sub>  L <sub>1</sub>  L <sub>2</sub>  L <sub>3</sub>  L <sub>4</sub>  L <sub>4</sub>
obe	RHL	0 0101 0010	0 5 2	1	1	$(C_2) = 1$ when, $: (H_{(c_1-c_0)}) \leftarrow 0$ $(C_2) = 0$ when, $: (L_{(c_1-c_0)}) \leftarrow 0$	-	×	Resets the bit in register L or H that is designated by register C.
A/D converter operatio	CPA	0 0000 1000	0 08	1	1 (2)	$(J_{(i)}) = 0$ when, $(J_{(i)}) = 0$ $ V_{ref}  >  V_{\kappa(i)} $ when, $(J_{(i)}) = 1$ $ V_{ref}  <  V_{\kappa(i)} $ when, $(J_{(i)}) = 0$ $ V_{i}  = 0 = 10$		×	Reads all analog values from input port K for comparison with D-A converter output $V_{\text{ref}}$ and either sets the respective bit of register J to the next instruction cycle wherever $V_{\text{ref}} < V_{K(1)}$
A/D	CPAS	0 0101 0001	0 5 1	1	1	$\begin{aligned} & V_{ref}  \!>\!  V_{x(i)}  \text{ when, } : (J_{(i)}) \!\leftarrow\! 1 \\ & V_{ref}  \!<\!  V_{x(i)}  \text{ when, } : (J_{(i)}) \!\leftarrow\! 0 \\ & i \!=\! 0 \!\sim\! 10 \end{aligned}$	- x		is true, or resets it wherever $V_{\text{ref}} < V_{K(1)}$ is true. Reads and stores temporarily all analog values from input port K, which are then unaffected by changes in port K inputs. These values are compared with the D-A converter output $V_{\text{ref}}$ , calculated from contents of registers H and L and respective bits
	CPAE	0 0101 0000	0 5 0	,	1	Execution of the instruction CPAS is over, and no more changes will made	,	x	of register J are set/reset. Repeated when contents of registers H-L are changed.  Terminates execution of instruction CPAS. Contents of register
	SZJ	0 0010 1001	0 2 9	1	1	in (J <sub>(Y)</sub> ).	(J <sub>(Y</sub> ))=0	x	J remain unaffected, maintaining the value immediately before termination, and input port K is again ready to receive inputs. Skips next instruction when the bit in register J, designated by register Y, is 0.



## MITSUBISHI MICROCOMPUTERS M58843-XXXP,M58844-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

Туре с	f Mne-	Instruction cod	de	words	cycles	——————————————————————————————————————	Skip	5	-
nstruction	monic	D <sub>6</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>6</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>6</sub>	16mal notation	No. of	No. of	Functions	conditions	Flag (	Description of operation
	Вху	1 1xxx yyyy	1 8 y + x	1	1	(PC <sub>L</sub> )←16x+y (PC <sub>H</sub> )←7, (PC <sub>L</sub> )←16x+y	_	x	Jumps to address xy of the current page.  Jumps to address xy on page 15 when executed, provided that none of instruction RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.
	BL pxy	O O111 pppp 1 1xxx yyyy	0 7 p 1 8 y +	2	2	(PC <sub>L</sub> ) ← p (PC <sub>L</sub> ) ← 16x + y	_	x	Jumps to address xy of page p.
Sdwnf	BA xX	0 0000 0001	0 0 1	2	2	(PC <sub>L</sub> )←16x+(A)		х	Jumps to address x(A) of the current page.
ηſ		1 1 x x x X X X X	1 8 X + ×			(PC <sub>H</sub> )← 7, (PC <sub>L</sub> )←16x+(A)			Jumps to the address x(A) of page 15 provided that none of instructions. RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.
	BLA pxX	0 0000 0001 0 0111 pppp 1 1xxx XXXX	0 01 0 7 p 1 8 X + x	3	3	$(PC_n) \leftarrow p$ $(PC_L) \leftarrow 16x + (A)$	-	X	Jumps to the address $x(A)$ of page p.
	ВМ ху	1 Oxxx yyyy	1 x y	1	1	(SK2)←(SK1)←(SK0)←(PC) (PC <sub>H</sub> )← 6,(PC <sub>L</sub> )←16x+y	_	x	Calls for the subroutine starting at address xy on page 14.
						(PC <sub>H</sub> )← 6, (PC <sub>L</sub> )←16x+y			Jumps to address xy of page 14 provided that none of instruc- tions. RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
lls	BML pxy	O O 1 1 1 pppp 1 O x x x y y y y	0 7 p	2	2	(SK2)←(SK1)←(SK0)←(PC) (PC <sub>H</sub> )←p,(PC <sub>L</sub> )← 16x+y	_	x	Calls for the subroutine starting at address xy of page p.
Subroutine calls	BMA xX	0 0000 0001 1 0xxx XXXX	0 0 1	2	2	$(SK2) \leftarrow (SK1) \leftarrow (SK0) \leftarrow (PC)$ $(PC_H) \leftarrow 6$ , $(PC_L) \leftarrow 16x + (A)$		х	Calls for the subroutine starting at address x(A) of page 14.
Subro						(PC <sub>H</sub> )←6, (PC <sub>L</sub> )←16x+(A)			Jumps to address xy of page 14 provided that none of instruc- tions. RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
	BMLA pxX	0 0000 0001 0 0111 pppp 1 0xxx XXXX	0 01 0 7p 1 x X	3	3	(SK2)←(SK1)←(SK0)←(PC) (PC <sub>H</sub> )←p,(PC <sub>L</sub> )←16x+(A)	www	X	Calls for the subroutine starting at address $x(A)$ of page p.
	RTI	0 0100 0110	0 46	1	1	(PC)←(SK0)←(SK1)←(SK2) Restore internal flip-flop		x	Returns from interrupt routine to main routine. The internal flip- flop is restored to the value held immediately before the inter rupt.
gran	RT	0 0100 0100		1	1	(PC)←(SK0)←(SK1)←(SK2)		Х	Returns to the main routine from the subroutine.
Program	RTS	0 0100 0101	0 45	1	2	(PC)←(SK0)←(SK1)←(SK2)	Uncondi- tional skip	X	Returns to the main routine from the subroutine, and uncidi- tionally skips the next instruction.
	SD	0 0001 0101		1	1	(D(Y))←1, where,0≤(Y)≤10	_	X	Sets the bit of port D that is designated by register Y.
	RD SZD	0 0001 0100	0 14 0 2B	1	1	$(D(Y)) \leftarrow 0$ , where, $0 \le (Y) \le 10$ where, $0 \le (Y) \le 10$	(D(Y))=0	×	Resets the bit of port D that is designated by register Y. Skip the next instruction if the contents of the bit of port D that is designated by register Y are o.
tput	OSAB OSPA	0 0001 1011 0 0001 0111	0 1 B	1	1	$(S_1 \sim S_4) \leftarrow (B), (S_3 \sim S_0) \leftarrow (A)$ $(S_7 \sim S_0) \leftarrow \text{through PLA} \leftarrow (A)$		X	Outputs contents of registers A and B to port S. Decodes contents of register A by PLA and the result is output to port.
Input/output	OSE IAS i	0 0000 1011 0 0101 010i	0 0B 0 54 +	1	1	$(S) \leftarrow (E)$ $i = 0 : (A) \leftarrow (S_1 \sim S_4)$ $i = 1 : (A) \leftarrow (S_3 \sim S_0)$		x x	Outputs contents of register E to port S.  Transfers from port S to register A. The high-order four bit of port S are transferred when the value of i in the instruction is
	CLD CLS	0 0001 0011		1	1	(D)←0 (S)←0		X X X	O or the low-order four bits are transferred when the value of i is 1 Clears port D.  Clears ports S.  Clears ports S and D.
-	CLDS	0 0001 0001	0 1 1	1	1	(D)←0, (S)←0 (INTE)←1		х	Sets interrupt flag INTE to enable interrupts.
nterrupts	DI INTH INTL	0 0000 0100 0 0000 0110 0 0000 0111	0 04	1 1	1	(INTE)←0 (INTP)←1 (INTP)←0		X X	Resets interrupt flag INTE to disable interrupts. Sets interrupt polarity flag INTP to enable interrupts when the interrupt request signal is turned high. Resets interrupt polarity flag INTP to enable interrupts when the
					_				interrupt request signal is turned low.
Misc	NOP	0 0000 0000	0 00	1	1	(PC)←(PC)+1		X	No operation
Pin	RESET					(PC <sub>H</sub> )←0, (PC <sub>L</sub> )←0			Start from address "o" of page 8.
	INT					$(SK_2) \leftarrow (SK_1) \leftarrow (SK_0) \leftarrow (PC), (PC_H) \leftarrow 4$ $(PC_L) \leftarrow 0$			Calls for the subroutine starting at address "0" of page 12.

Symbol	Contents	Symbol	Contents	Symbol	Contents
A	4-bit register (accumulator)	SK1	10-bit stack register	INT	Interrupt request signal.
В	4-bit register	SK2	10-bit stack register	←	Shows direction of data flow.
С	3-bit register	CY	1-bit carry flag		Indicates contents of the register, memory, etc
E	8-bit register	xx	2-bit binary variable		Exclusive OR
н	4-bit register	уууу	4-bit binary variable	l –	Negation.
J	1-bit register	nnnn	4-bit binary constant	l x	Indicates flag is unaffected by instruction execution.
L	4-bit register	i	1-bit binary constant	хy	Label used to indicate the address xxxyyyy
x	2-bit register	i i	2-bit binary constant	pxy	Label used to indicate the address xxxyyyy of page pppp
Υ	4-bit register	XXXX	4-bit unknown binary number	CPS	Indicates which data pointer and carry are active.
DP	6-bit data pointer, combination of registers X and Y.	D .	11-bit port	С	Hexadecimal number C + binary number x.
PC <sub>H</sub>	The high-order three bits of the program counter.	к	11-bit port	1 +	
PC	The low-order seven bits of the program counter,	s	8-bit port	×	
PC	10-bit program counter, combination of PCH and PCI.	INTE	Interrupt enable flag		
SK0	10-bit stack register	INTP	Interrupt polarity flag		

Note 1. When a skip is used with either the M58843-XXXP or M58843-XXXP, the next instruction becomes invalid and the program counter is not incremented by 2. Therefore the number of cycles does not change in accordance with the existence or non-existence of a a skip.ln addition, since the M58843-XXXP is housed in a 28-pin package, some pins of the port K and D are not usable.

2. The M58843-XXXP and M58844-XXXP programs are developed using a support system having a 2048 word × 9-bit ROM memory. When using such a system, page 8 through 15 of the 2048 words (page 0 through 15) are used so that the program counter PCH=0~7 is defined as page 8 through 15.

## M58843-XXXP,M58844-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit
Voo	Supply voltage		0.3~-20	
V <sub>t</sub>	Input voltage, port S and D, X <sub>IN</sub> and V <sub>P</sub> inputs		0.3~-35	V
Vı	Input voltage, other than port S and D, X <sub>IN</sub> and V <sub>P</sub> inputs	With respect to V <sub>SS</sub>	0.3~-20	V
Vo	Output voltage, ports S and D	35	0.3~-35	V
Vo	Output voltage, other than ports S and D		0.3~-20	V
Pd	Power dissipation	Ta=25℃	1100	mW
Topr	Operating temperature		- 10 ~ 70	ొ
Tstg	Storage temperature		-40~125	ဗင

#### RECOMMENDED OPERATING CONDITIONS (Ta = -10~70°C, unless otherwise noted)


Symbol	Parameter		Limits		Unit
Зуппоот	rarameter	Min	Nom	Max	Oint
V <sub>DD</sub>	Supply voltage	-13.5	<del>-</del> 15	-16.5	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage , port D	-1		0	V
ViH	High-level input voltage other than port D	-1.5		0	V
V <sub>1H(\$)</sub>	High-level clock input voltage	-1.5		0	V
VIL	Low-level input voltage, RESET and INT (Schmitt)	V <sub>DD</sub>		V <sub>DD</sub> + 2	V
VIL	Low-level input voltage, INT (TTL compatible)	VDD		-4.2	V
VIL	Low-level input voltage, ports D and S	-33		-4.2	V
VIL(#)	Low-level clock input voltage	-33		V <sub>DD</sub> + 2	V
V <sub>I(K)</sub>	Digital input voltage, port K	V <sub>DD</sub>		0	V
V <sub>L(K)</sub>	Analog input voltage, port K	VREF		0	V
VREF	Reference voltage	<b>–</b> 5		- 7	V
VoL	Low-level output voltage, ports D and S	-33		0	V
f(φ)	Internal clock oscillation frequency	300		600	kHz

#### ELECTRICAL CHARACTERISTICS (Ta = -10 ~70°C, VDD= -15V ±10%, VSS=0V, f(\phi) = 300 ~600kHz, unless otherwise noted)

Symbol	B	Total		Limits		
Зуньы	Parameter	Test conditions	Min	Тур	Max	Unit
V <sub>T</sub> -	Negative threshold voltage, RESET input	V <sub>DD</sub> = − 15V, T <sub>a</sub> = 25°C	V <sub>DD</sub> +2		- 4	V
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis, RESET input	V <sub>DD</sub> = -15V, T <sub>a</sub> =25℃		1		V
Voн	High-level output voltage, port D	$V_{DD} = -15V$ , $I_{OH} = -15mA$ ,	-2.5			V
Voн	High-level output voltage, port S	$V_{DD} = -15V$ , $I_{OH} = -8mA$ ,	-2.5			V
hн	High-level input current, port K (with pull-down resistors)	$V_{DD} = -15V$ , $V_{IH} = 0V$ , $T_a = 25$ °C	50		250	μА
Ьн	High-level input current, ports D and S (with pull-down resistors)	$V_P = -33V$ , $V_{1H} = 0V$ , $T_a = 25$ °C	80		280	μΑ
l <sub>i</sub>	Input current, port K	To be measured when the instruction CPAS or CPA is not being executed; V <sub>1</sub> = -7V		<b>– 1</b>	- 7	μА
l <sub>1(ø)</sub>	Clock input current	V <sub>I(\$\phi)</sub> = −33V, T <sub>a</sub> = 25°C		-20	40	μА
Іон	High-level output current, port D	$V_{DD} = -15V$ , $V_{OH} = -2.5V$ ,			<del>- 15</del>	mA
Юн	High-level output current, port S	$V_{DD} = -15V$ , $V_{OH} = -2.5V$ ,			- 8	mA
loL	Low-level output current, ports D and S	V <sub>OL</sub> = -33V, T <sub>a</sub> = 25℃			-33	μΑ
IDD	Supply current	V <sub>DD</sub> = -15V, T <sub>a</sub> = 25°C		-27	-41	mΑ
IREF	Reference current	V <sub>REF</sub> = -7V, T <sub>a</sub> = 25 °C			<b>—</b> 1	mA
lp	Pull-down supply current	$V_P = -33$ , $T_a = 25^{\circ}C$			-5.5	mA
Ci	Input capacitance, port K	$V_{DD} = V_1 = V_0 = V_{SS}, f = 1MHz$ 25mVrms		7	10	۶F
Ci (*)	Clock input capacitance	$V_{DD} = X_{OUT} = V_{SS}$ , $f = 1MHz$ 25mVrms		7	10	ρF
	A-D conversion linearity error		)			
	A-D conversion zero error	$V_{REF} = -7V$	Overall	± 2	± 3	LSB
	A-D conversion fullscale error		J			

Note 1. Currents are taken as positive when flowing into the IC (zero-signal conditions) with the minimum and maximum values as absolute values.

#### **BASIC TIMING DIAGRAM**



Note 3. The crosshatched area indicates invalid input.



<sup>2.</sup> The overall sum of the port D high-level output currents should be kept below 75mA.


# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

#### DESCRIPTION

The M58845-XXXSP is a single-chip 4-bit microcomputer developed using p-channel aluminum gate ED-MOS technology. The device includes an 8-bit A-D converter and two timers (one 8-bit timer/counter and one 8-bit timer/event counter). It is housed in a 42-pin shrink plastic molded DIL package.


#### **FEATURES**

- Basic instruction execution time (1-word instruction at a clock frequency of 600kHz) ...... 10µs
- Memory capacity ROM: ..... 2048 words x 9 bits
   RAM: ..... 128 words x 4 bits
- Single -15V power supply
- Built-in 8-bit A-D converter (12 analog inputs)
- Two built-in timers (timer 1: 8-bit timer/counter, timer
   2: 8-bit timer/event counter, 7-bit prescaler, timer input/output port T) . . . . . . . . . . 2 lines
- Interrupt function
- ...... 3 factors (external, timer 1, timer 2), 1 level
- Two built-in data pointers
- Input/output (ports D, F, and S) ........... 24 ports
- Timer input/outputs (port T) . . . . . . . . . . 1 port
- Direct drive for large fluorescent display tubes is possible
- Built-in decoder PLA for port S outputs (mask option)
- Built-in pull-down transistors (ports D, K, and S mask option)
- Built-in clock generator circuit



#### **APPLICATIONS**

- Microwave ovens, air conditioners, heaters, home sewing machines
- Office equipment, copying machines, medical equipment
- VTR, TVs, cassette decks
- Educational equipment, electronic games



# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

#### PERFORMANCE SPECIFICATIONS

	Parameter		Performance					
Basic machine instruction	ns		77					
Instruction execution tim	ne (1-word instruction	ins)	10μs (with a clock frequency of 600kHz)					
Clock frequency			300 ~ 600 kHz					
Memory capacity	ROM		2048 words x 9 bits					
Wellory capacity	RAM		128 words x 4 bits					
	K(Note 1)	Input	1 bit x 8 or 4 bits x 2 (analog/digital)					
	D(Note 2)	Input	1 bit x 12					
	D(Note 2)	Output	1 bit x 12					
Input/output ports.	F	Input	4 bits x 1					
and interrupt request		Output	4 bits x 1					
inputs (34 lines)	S/N=+= 0)	Input	4 bits x 2					
	S (Note 2)	Output	8 bits x 1					
	T (Note 3)	Input	1 bit x 1					
	1 (Note 3)	Output	1 bit x 1					
	INT (external inter	rupt request)(Note 3)	1 bit x 1					
A-D conversion circuit			Built-in (accuracy±2LSB)					
Timers (2)			Timer 1: 8-bit timer/counter Timer 2: 8-bit timer/event counter 7-bit prescaler, timer input/output port					
Pull-down voltage input	pin		Used for driving devices such as large fluorescent display tubes (ports D and S					
Subroutine nesting			3 levels					
Interrupts			3 factors (external, timer 1, timer 2), 1 level					
Clock generator			Built-in (for use with externally connected RC circuit or ceramic resonator					
	Port D		-33V input/output withstanding voltage, output current -15mA					
I/O characteristics of ports	Port S		-33V input/output withstanding voltage, output current -8mA					
, -	Ports other tha	n D and S	-20V input/output withstanding voltage, output current -6mA					
Supply voltage			-15V (typ)					
Device structure			p-channel aluminum gate ED-MOS					
Package			42-pin silicon plastic molded DIL package					
Power dissipation (exclude	ding ports)		350mW (typ)					

Note 1. Built-in pull-down transistors and discharge transistors (mask options)

- 2, Built-in pull-down transistors (mask option)
- Input characteristics mask option (TTL compatible, with a Schmitt circuit)

# MITSUBISHI MICROCOMPUTERS M58845-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

#### PIN DESCRIPTION

Pin	Name	Input or output	Function
Vss	Ground		Connected to 0V potential
V <sub>DD</sub>	Supply voltage		Connected to a —15V supply
V <sub>P</sub>	Pull-down supply	In	Input for the supply voltage connected to the load resistors (mask option) for ports D and S
K <sub>7</sub> ∼K <sub>0</sub>	I/O port K	In	This port can be used for analog and digital input, acting as 8 individual bit inputs or 2 4-bit input groups. Pull-down transistors and input discharge transistors are available as mask options.
D <sub>11</sub> ~D <sub>0</sub>	I/O port D	In/out	Port D consists of a 12-bit input/output port, all bits operating individually. When a port D output is programmed low, the output floats and the input signal can be sensed. The outputs are open drain circuits which can be provided with pull-down transistors as a mask option.
F3~F0	I/O port F	In/out	Port F is a 4-bit input/output port. When the output is programmed to low, the output floats and the input signal can be sensed. The output circuits are open drain circuits.
S <sub>7</sub> ~S <sub>0</sub>	I/O port S	In/out	The I/O port S can be used as either an 8-bit output port or a pair of 4-bit input ports. When the output port S is programmed to the low level, it remains in the floating state so that it can be used as an input port.
Т	Timer I/O port T	In/out	This port is used as the timer to event counter input, and the timer to overflow output, the function being software selectable.
INT	Interrupt request input	ln	This is the input for interrupt requests.
RESET	Reset	łn	When this input is kept high for at least 3 machine cycles, the reset state is enabled.
V <sub>REF</sub>	Reference voltage input	In	This is the input for the reference voltage required by the D-A converter.
XIN	Clock input	In	These are the input and output pins for the built-in clock generator. A ceramic resonator (300 kHz $\sim$ 600 kHz) or a
Xout	Clock output	Out	resistor/capacitor combination are connected to these pins to provide the required oscillation stability.
CNVss	CNV <sub>SS</sub>	tn	This input is connected to V <sub>SS</sub> and must have a high-level input applied to it (0V).

# BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048-word x 9-bit ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of 0~127. Fig. 1 shows the address map for this ROM.

#### **Program Counter (PC)**

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter is an 11-bit counter, the upper order 4 bits of which (PC<sub>H</sub>) indicate the ROM page, and the lower 7 bits of which are a pure binary address designation. Each time an instruction is executed, PC<sub>L</sub> is incremented by 1 step. For branching and subroutine call instructions, its value is set to the designated address.

When the 127 address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the BL and BLA instructions.

Page 2 and page 3 are special pages used for subroutine calls. Page 2 can be called with a 1-word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to B and BA on page 2.

Also, B or BA is equivalent to B or BA on page 3. This condition is cancelled when the RT, RTS, BL, BML, BLA, or BMLA instruction is executed. Table 3 shows the instruction codes and corresponding states.

## Stack Registers (SK<sub>0</sub>, SK<sub>1</sub>, SK<sub>2</sub>)

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its original routine. The SK registers are organized in 3 words of 11 bits each, enabling up to 3 levels of subroutine nesting. If 1 level is used for an interrupt routine, the remaining 2 levels can be used for subroutine calls.

#### Data Memory (RAM)

This 512-bit (128 words  $\times$  4 bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups  $\times$  4 files  $\times$  16 digits  $\times$  4 bits. Fig. 2 shows the RAM address map. The RAM address specification is made by the combination of data pointer DP register Z, register X, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.



# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

#### Data Pointers (DP, DP')

These registers are used to designate the RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 7-bit register. Register Z (the most significant bit of DP) designates the RAM file group; register X (the central 2 bits) designates the RAM file; and register Y (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register Y designates the bit positions of the I/O port D and register J.

#### 4-Bit Arithmetic Logic Unit (ALU)

This unit executes 4-bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry.

	PCH	Г														Pa	ge	d	les	ig	na	ti	on	1	_						_			_	
PC	_ \	Г			_	0	_								1								•••								15	5			
Bit des	ignation	8	7	6	5	4	3	2	1	0	8	7	6	5	4	3	2	1	0	8	7	6		2	1	0	8	7	6	5	4	3	2	1	0
ç	0									Г	Г	Γ	Г				Г																		
signation	1														Γ		Г		Γ					Γ	[	Γ									
esign	2							Γ																Γ					Г						
ъ	;	Γ				:									:								:			_				:					
Address	126			Γ										L											L				L				L		
ĕ	127	Γ								Γ				Γ		Γ		Γ	Г						Г										

Fig. 1 ROM Address map

File	Register Z	Γ			_		_		(	)	_											1			_	
desig- nation	Register X	Ī	(	0			1	1		Γ	2	?			3	3			C	)				3	3	
File	e name	Γ	F	0			F	1			F	2			F	4			F.	4				F	7	
Bit de	esignation	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0		3	2	1	0
	0	Γ	Γ					Γ	Ĺ									Ľ		Γ						
y (>	1	Γ	Γ		Г		П		Г			П									П				П	
Diqit designation (register Y)	2	T	Γ	Γ	Г																				Ū	
t de (regi	:	T		:	_		3					:								:						
Diei	14	Γ	Γ	Γ	Γ																					Ĺ
l	15	T	Τ		Г	Γ	Г	Γ	Γ	Γ	Г	Γ	Γ	Ţ	Г					Γ			Γ			

Fig. 2 RAM Address map

#### Register A and Carry Flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic logic unit. The carry flag may also be used as a 1-bit flag. Two carry flags, CY and CY', are available and selected by selector CPS, as is the data pointer DP.

#### Registers B and E

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register E is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary for the I/O port S.

#### A/D Conversion Circuit

The following A-D conversion functions are controlled by software as described below.




Fig. 3 A-D conversion circuit block diagram

#### (1) Comparators

The comparators are implemented entirely with PMOS devices and use a chopper-type amplification method. They are capable of determining the larger of the D-A converter output  $V_{ref}$  and the port K input signals  $V_K(Y)$  (where  $(Y)=0\sim7$ ).

#### (2) Register J

Register J is composed of 8 1-bit registers, each representing the comparison result from the comparators. All register bits are set simultaneously. The value of the register J with respect to the comparison results is as follows.

1 when 
$$|V_{ref}| > |V_K(Y)|$$
  
0 when  $|V_{ref}| < |V_K(Y)|$ 

In this relationship Y represents the bit position in register J which is designated by register Y. The comparison results can be checked for each bit using the SZJ instruction.

#### (3) Registers H and L

These two 4-bit registers are capable of transferring and exchanging data to and from register A. The 8-bit digital data for the D-A converter is transferred from these registers, the higher order 4 bits from H and the lower order 4 bits from L.

#### (4) Register C

This 3-bit register is used as a counter to designate bit positions in the H and L registers.

#### (5) D-A Converter

The D-A converter converts the digital values stored in the registers H and L, referencing with the external reference voltage  $V_{\text{REF}}$  applied at the pin  $V_{\text{REF}}$ , to the analog value of the internal reference voltage  $V_{\text{ref}}$ . The theoretical value of the internal reference voltage  $V_{\text{ref}}$  if defined as follows.

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

Vref = 
$$\frac{n-0.5}{256}$$
 x V<sub>REF</sub>, where, n = 1, 2, .......... 255  
Vref = 0 , where, n = 0

In the above relationships n is the value weighted according to the contents of registers H and L.

#### A/D Conversion Algorithms

A/D conversion is controlled by the programming of the previously described functional blocks. Thus, by modifying the program, either the successive approximation method or the sequential comparision method may be selected. In addition, a digital input of high or low level may be used to select the method, eliminating the software selection of the A/D conversion technique.

- (1) Successive Approximation Method In this method, the conversion speed is maintained at a constant 600kHz regardless of the amplitude of the analog signal. The A/D conversion process requires 0.6ms. 12 program words are required.
- (2) Sequential Comparison Method
  In this method the conversion speed varies in accordance with the rate of change of the analog quantity.
  When the rate of change is slow, the conversion rate increases. 30 program words are required.

#### Interrupt Functions

The M58845-XXXSP provides 3-factor, 1-level vector interrupt capability, enabling unique branching addresses for each interrupt factor.

The interrupt vector addresses are shown in Table 1.

**Table 1 Vector Interrupt Addresses** 

Interr	upt factor	
Interrupt type	Causal condition	Interrupt address
External interrupt	Rising edge at the INT input pin	Page 1, address 0
Timer 1 interrupt	Timer 1 overflow	Page 1, address 2
Timer 2 interrupt	Timer 2 overflow	Page 1, address 4

An interrupt is generated whenever any of the causal conditions listed in Table 1 are satisfied at a time when the INTE flag is set to 1 (when the El instruction is executed the INTE flag is set to 1, enabling interrupt; the DI instruction clears this flag to 0, prohibiting interrupts). If any of the interrupt causing conditions continues when the INTE flag is 0, an interrupt is generated when the INTE flag is set to 1.

The interrupts generated as a result of timer 1 and timer 2 overflow conditions can be software controlled, allowing confirmation of the overflow condition using a skip

instruction.

When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY, and registers used by the interrupt program are saved. The RTI instruction is required to restore these before returning to the main program.

When an interrupt occurs, the microcomputer internal states are as follows.

#### (1) Program counter

The current address in the main program is stored in a stack register and the vector interrupt address as shown in Table 4 is loaded into the program counter.

#### (2) Interrupt flag INTE

The flag INTE is reset to disable further interrupts. This disabled state will continue even after return to the main program by the RTI instruction until the execution of an EI instruction.

#### (3) Skip flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved. As a mask option, the interrupt pins may be provided with Schmitt input circuits.

#### Timer/Event Counter (2 Lines)

The timer/event counter section consists of two lines (timers). As shown in Fig. 8, this section includes timer 1 and its overflow flag (1F) and timer 2 and its overflow flag (2F), as well as the timer input/output port T and the timer control registers V and W.




Fig. 4 Timer/event counter block diagram

The two timers (timer 1 and 2) are controlled by means of the timer control registers.

#### (1) Timer 1

Timer 1 is implemented using an 8-bit binary counter capable of being set and read by means of the T1AB and TAB1 instructions respectively. Starting and stopping of the counter as well as the selection of the source (prescaler or timer 2) is accomplished by means of the timer control register. When an overflow condition occurs, setting the 1F to 1 stops the

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

counting operation.

#### (2) Timer 2

Time 2 is implemented using an 8-bit binary counter and is provided with an auto-reload register (register R). Timer 2 data can be read using the TAB2 instruction and register R may be set as well as ready by means of the TRAB and TABR instructions respectively. Starting and stopping the counter as well as the selection of the source (prescaler or external input from port T) is controlled by the timer control registers. In addition, when port T has been chosen as the source, if only timer 1 is counting, gating is possible by means of using counter enabling controlled by the timer control registers. The overflow condition results in the setting of the flag 2F, after which timer 2 can be set with data once more by register R (auto-reload register) and continue counting.

#### (3) Prescaler

The overflow time can be selected as either  $160\mu s$  or  $1270\mu s$  (when using a 600kHz clock frequency) by means of the counter control registers.

#### (4) Timer I/O port T

This port can be selected by the counter control register as the source for timer 2. In addition, when another source has been selected, a pulse is available at this port every time timer 2 reaches the overflow condition.

#### (5) Timer 1 and 2 overflow flags 1F and 2F

These flags are set when the corresponding timer has reached the overflow condition. To test these flags, generation of an interrupt and skip instructions (SNZ1, SNZ2) can be used. The selection of which will be used is made by the timer control registers. By using either, these flags will be reset.

#### (6) Timer control registers V and W

The timer control registers are used to perform the above described control functions. Instructions TVA and TWA are used to transfer control data to these register.

#### **Input/Output Ports**

#### (1) Port K $(K_7 \sim K_0)$

This analog/digital input port is capable of 8-bit input using the SZJ instruction and two groups of 4-bit inputs using the IAS i instruction. The analog signal may be A/D converted using either successive approximation or sequential comparison, as determined by the program. Also, an arbitrary threshold level in the range 0~-7V with respect to the digital signal may be input, enabling the use of the port as a high-noise immunity input.

Pull-down transistors and discharge transistors (for use

with capacity touch-type keys) may be selected as mask options.

#### (2) Port D (D<sub>1.1</sub>~D<sub>0</sub>)

This port consists of 12 bits which can be used for both input and output functions by means of the SZD, SD, and RD instructions. The output section provides individual bit latching and the contents of register Y can be used to designate a single bit of port D for output or sensing. When using the port for input, the output must be cleared to 0 first. The instructions CLD and CLDS can be used to clear all bits of the port to 0. The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.

#### (3) Port F $(F_3 \sim F_0)$

This 4-bit port is controlled for output and input by the OFA and IAF instructions respectively. When using a bit for input, that bit output must first be set to 0. The outputs are open drain circuits.

#### (4) Port S (S<sub>7</sub>~S<sub>0</sub>)

This port can perform 8-bit output using the OSAB, OSPA, and OSE instructions and 4-bit input using the IAS i instruction.

A built-in S output PLA has been provided which can code 4 bits of register A data arbitrarily and provide output using the OSPA instruction. The PLA output coding is a mask option.

When the port is used for input, the outputs must first be set to 0. All the port S bits may be set to 0 by means of the CLS or CLDS instructions.

The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.

#### V<sub>P</sub> Pin

This pin is used to supply the required voltage for the port D and port S pull-down transistors. Built-in pull-down transistors can be provided as a mask option for driving




Fig. 5 Fluorescent display tube drive circuit



## SINGLE-CHIP 4-BIT MICROCOMPUTER

#### WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

fluorescent display tubes, as shown in Fig. 5, eliminating the need for the usual externally connected pull-down resistors and resulting in a reduction in the number of system components.

#### Reset

When the RESET pin is kept high for at least 3 machine cycles, the reset state is enabled. After reset has been performed, when the RESET input is driven low, program execution will begin at page 0, address 0.

When the reset state is enabled, the following operations are performed

- (1) The program counter is set to 0, address 0, (PC)  $\leftarrow$  0
- (2) The interrupt mode is in the disabled state. INTE ← 0 (the same as for the execution of the DI instruction)
- (3) The carry and data pointer selector is set to 0, specifying DP and CY.
- (4) Registers V and W are set to 0.  $V=W \leftarrow 0_{16}$
- (5) The 3 interrupt flags, external interrupt flag (EXF), timer 1 overflow flag (1F), and timer 2 overflow flag (2F) are reset. EXF=1F=2F ← 0
- (6) All outputs of port D are cleared to low (D) ← 0
- (7) All outputs of port F are cleared to low (F) ← 0
- (8) All outputs of port S are cleared to low (S)  $\leftarrow$  0
- (9) All outputs of port T are cleared to low (T) ← 0

#### **Clock Generator Circuits**

A clock generator circuit has been built in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the  $X_{\rm IN}$  pin, leaving the  $X_{\rm OUT}$  pin open. Circuit examples are shown in Fig. 6~8.




Fig. 6 External RC circuit




Fig. 7 Externally connected ceramic resonator




Fig. 8 External clock input circuit

#### **Mask Options**

The following mask options are available, specifiable at the time of initial ordering.

- (1) Soutput PLA data
- (2) Port K  $(K_7 \sim K_0)$  discharge transistors
- (3) Port K  $(K_7 \sim K_0)$  pull-down transistors
- (4) Port D (D<sub>11</sub>~D<sub>0</sub>) pull-down transistors
- (5) Port S ( $S_7 \sim S_0$ ) pull-down transistors
- (6) Selection of interrupt input TTL-compatible Schmitt circuits
- (7) Selection of RESET input TTL-compatible Schmitt circuits
- (8) Selection of port T TTL-compatible Schmitt circuits

#### **Documentation Required upon Ordering**

The following information should be provided when ordering a custom mask.

- (1) M58845-XXXSP mask confirmation sheet
- (2) ROM data

3 EPROM sets

- (3) Soutput PLA coding
- On confirmation sheets
- (4) Port K input discharge transistors

On confirmation sheets

- (5) Port K pull-down transistors
- (6) Port D pull-down transistors
- (7) Port S pull-down transistors
- (8) Selection of interrupt input TTL-compatible Schmitt circuits
- (9) Selection RESET input TTL-compatible Schmitt cir-
- (10) Selection of Port T input TTL-compatible Schmitt circuits

## M58845-XXXSP

# SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

MACHINE	INSTRU	ICT	IONS
			——

Type of Mag. Instruction code								
Type on nstruction			No.of w	No.of cy	Functions	Skip conditions	Flag CY	Description of operation
Register-to- register transfers	TAB TBA TAY TYA TEAB		1 1 1 1 1 1	1 1 1 1 1 1 1	$ \begin{array}{ll} (A) \leftarrow (B) \\ (B) \leftarrow (A) \\ (A) \leftarrow (Y) \\ (Y) \leftarrow (A) \\ (E_1 \leftarrow E_1) \leftarrow (B) \\ (E_2 \leftarrow E_2) \leftarrow (A) \\ (E_1 \leftarrow E_2) \leftarrow (A) \end{array} $	= = = = = =	X X X X	Transfers contents of register B to register A. Transfers contents of register A to register B. Transfers contents of register Y to register A. Transfers contents of register Y to register A. Transfers contents of register A to register Y. Transfer contents of registers A and B to register E.  Decodes contents of register A in the PLA and transfers result
-	LXY x, y	0 11xx yyyy 0 CY +	1	1	$(X) \leftarrow x$ where, $x = 0 \sim 3$	Written successively	х	to register E.  Loads value of "x" into register X, and of "y" into Y. When LXY is written successively the first is executed and successive ones are skipped.
dresses	LZ z	0 0100 101z 0 4A	1	1	(Y) $\leftarrow$ y where, y = 0 ~ 15 (Y) $\leftarrow$ z where, z = 0.1	<del>-</del>	×	Loads value of "z" into register Z.
RAM addresses	INY	0 0000 0010 0 02		1	$(Y) \leftarrow (Y) + 1$ $(Y) \leftarrow (Y) - 1$	(Y)=0 (Y)=15	×	Increments contents of register Y by 1. Skips next instruction when new contents of register Y are "0".  Decrements contents of register Y by 1. Skips next instruction
	LCPS i	0 0100 000i 0 4i	1	1	(CPS)←ı where, ı = 0.1 (A)←(M(DP))		×	when new contents of register Y are "15".  Transfers designated contents of register J to register A.
ansfers	XAM j	0 0110 00; j 0 6;	1	1	$(X) \leftarrow (X) \forall j$ where, $j = 0 \sim 3$ $(A) \leftrightarrow (M(DP))$ $(X) \leftarrow (X) \forall j$ where, $j = 0 \sim 3$	_	×	Transfers the RAM contents addressed by the active DP to register A, Register X is then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X.  Exchanges the contents of the RAM DP and register A. Contents of X are then "exclusive OR-ed" with the value j, and the result stored in register X.
RAM-accumulator transfers	XAMD j	0 0110 10jj 0 68 + j	1	1	$(A) \longleftrightarrow (M (DP))$ $(Y) \longleftrightarrow (Y) = 1$ $(X) \longleftrightarrow (X) \forall j$ where, $j = 0 \sim 3$	(Y) = 15	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X. The contents of register Y. The contents of register Y are decremented by 1, and when the result is 15, the next instruction is skipped.
RAM-6	XAMI j	0 0110 11jj 0 6C + j	1	1	$(A) \longleftrightarrow (M(DP))$ $(Y) \leftarrow (Y) + 1$ $(X) \leftarrow (X) \forall j$ where, $j = 0 \sim 3$	(Y) =0 (Y)=masked skip condition	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value ji in the instruction and result stored in register X. The contents of register Y are incremented by 1, and when the result meets the next instruction is skipped with the marked skip condition.
Arithmetic operations	LA n	0 1011 nnnn 0B n	1	1	(A)←n where, n=0~15	Written successively	х	Loads the value n into register A. When LA is written consecutively the first is executed, and successive ones are skipped.  Adds the contents of the RAM to register A. The result is re-
	AM A	0 0000 1010 0 0A 0 0100 0011 0 43	1	1	(A)←(A)+(M(DP)) (A)←(A)+(M(DP))+(CY)	_	0 1	tained in register A, and the contents of flag CY are unaffected. Adds the RAM contents addressed by the active DP and contents of flag CY to register A. The result is stored in register A and the
	AMCS	0 0101 0011 0 53	1	1	$CY \leftarrow Carry$ $(A) \leftarrow (A) + (M(DP)) + (CY)$ $CY \leftarrow Carry$	A carry is not produced and	0 1	carry in the active flag CY.  Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced.
	A n	0 1010 nnnn 0 An	1	1	$(A) \leftarrow (A) + n$ where, $n = 0 \sim 15$ $(CY) \leftarrow 1$	= 0 n + 6	1 1	Adds value n in the instruction to register A. The contents of flag CY are unaffected and their next instruction is skipped if a carry is not produced, except when n=6.  Sets active flag CY.
	RC SZC CMA		1 1	1 1 1	(CY)←0 (A)←(Ā)	(CY = 0)	0 X X	Resets active flag CY. Skips next instruction when contents of the active flag CY are O. Stores complement of register A in register A.
Bit operations	SB j	0 0100 11jj 0 4C + j	1	1	$(M_{I}(DP))\leftarrow 1$ where, $i = 0 \sim 3$	_ :	x	Sets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction).
	RB j SZB j	0 0101 11; j 0 5C + j 0 0010 00; j 0 2;		1	(M <sub>j</sub> (DP))←0 where, j = 0 ~ 3	— (Mj (DP)) = 0	×	Resets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction).  Skips next instruction when the contents of the jth bit of the RAM addressed by the active DP (the bit which is designated by
	SEAM	0 0010 0110 0 26	1	1		where, j = 0 ~ 3 (M(DP)) = (A)	×	the value j in the instruction) are 0.  Skips next instruction when contents of register A are equal to the RAM contents addressed by the active DP.
Compares	SEY y	0 0011 уууу 0 3у	1	1		(Y) = y where, y = 0 ~ 15	×	Skips next instruction when the contents of register Y are equal to the value y in the instruction.
rations	TLA THA XAL XAH LC7 DEC	0 0101 1001 0 59 0 0001 1000 0 18 0 0101 1000 0 58 0 0101 0111 0 57	1	1 1 1 1	(L)-(A) (H)-(A) (A)-(L) (A)-(H) (O)-7 (C)-(C)-(1	- - - - (C)=7	× × × × ×	Transfers contents of register A to register L. Transfers contents of register A to register H. Exchanges contents of register A with contents of register L. Exchanges contents of register A with contents of register H. Loads 7 to register C. Decrements contents of register C by 1, when result is 7, skips
	SHL	0 0100 0010 0 42	1	1	$(C_2) = 1$ when $: (H(C_1 - C_0)) \leftarrow 1$ $(C_2) = 0$ when $: (L(C_1 - C_0) \leftarrow 1$	<del>-</del>	×	Gets the bit in register L or H designated by register C. The box instruction shows the relationship between register C and bit position           (C)         7         6         5         4         3         2         1         0           Bit         H <sub>3</sub> H <sub>2</sub> H <sub>1</sub> H <sub>0</sub> L <sub>3</sub> L <sub>2</sub> L <sub>1</sub> L <sub>0</sub>
erter ope	RHL	0 0 1 0 1 0 0 1 0 0 5 2	1	1	$(C_2) = 1$ when : $(H(C_1 - C_0)) \leftarrow 0$ $(C_2) = 0$ when : $(L(C_1 - C_0) \leftarrow 0$	-	×	Resets the bit in register L or H that is designated by register C.
A/D converter operations	CPA	0 0000 1000 0 08	1	2	$\begin{aligned}  Vref  >  V_{K(1)}  & \text{ when } : (J(1)) \leftarrow 1 \\  Vref  <  V_{K(1)}  & \text{ when } : (J(1)) \leftarrow 0 \\   = 0 \sim 7 \end{aligned}$	-	×	Reads all analog values from input port K for comparison with D-D-A converter output $V_{\rm ref}$ , and either sets the respective bit of register J to the next instruction cycle, wherever $V_{\rm ref} > V_{\rm K(1)}$ is true, or resets it, wherever $V_{\rm ref} < V_{\rm K(1)}$ is true.
	CPAS	0 0101 0001 0 51	1	1	$   \text{Ivref}  >   \text{VK}_{\{\cdot\}}  \text{ when } : (\text{J}_{\{\cdot\}}) \mapsto 1 $ $   \text{Ivref}  <   \text{VK}_{\{\cdot\}}  \text{ when } : (\text{J}_{\{\cdot\}}) \mapsto 0 $	-	x	Reads and stores temporarily all analog values from input port K, which are then unaffected by changes in port K inputs. These values are compared with the D-A converter output $V_{\rm ref.}$ calculated from contents of registers H and L, and respective bits of register J are set/reset. Repeated when contents of registers H-L are changed.



# MITSUBISHI MICROCOMPUTERS M58845-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

				_ <del>\$</del> _	8				
Type of instruc	Mne-	Instruction code		of wor	of cyc	F	Skip	չ	
tion	monic	D <sub>8</sub> D <sub>1</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	16mal notation	ಿ	No.	Fur.ctions	conditions	Flag	Description of operation
	CPAE	0 0101 0000	0 5 0	1	1	Execution of the instruction CPAS is	_	х	Terminates execution of instruction CPAS Contents of register
converter						over, and no more changes will made in (J <sub>(Y)</sub> )			J remain unaffected, maintaining the value immediately before termination, and input port K is again ready to receive input.
A/D conve	TAJ	0 0000 1101	0 O D	1	1	$(Y_0)=0$ when : $(A)\leftarrow (J_3\ J_2\ J_1\ J_0)$ $(Y_0)=1$ when : $(A)\leftarrow (J_7\ J_6\ J_5\ J_4)$	-	×	
A/D oper	ŞZJ	0 0010 1001	0 2 9	1	1	(10)	(J(y)) ≈0	×	Skips next instruction when the bit in register J, designated by register Y, is 0.
-	T1AB	0 1000 0100	0 8 4	1	1	(1₁ - 1₄)←(B)		x	Transfers contents of register A and register B to timer 1.
1	TRAB	0 1000 0101	0 8 5	,	1	$ (1_3 - 1_0) \leftarrow (A) $ $ (R_7 - R_4) \cdot -(B) $		x	Transfers contents of register A and register B to timer 2 auto
1 _						$(R_3 - R_0) \leftarrow (A)$			reload register R.
operation	TAB1	0 1000 1000	0 88	1	,	$(B) \leftarrow (1_7 - 1_4)$ $(A) \leftarrow (1_3 - 1_0)$		×	Transfers contents of timer 1 to register A and register B.
obei	TABR	0 1000 1001	0 8 9	1	1	$(B) \leftarrow (R_7 - R_4)$ $(A) \leftarrow (R_3 - R_0)$	_	×	Transfers contents of timer 1 auto reload register R to register A and register B.
Timer	TAB2	0 1000 1010	0 8 A	1	1	$(B) \leftarrow (2_7 - 2_4)$ $(A) \leftarrow (2_3 - 2_0)$	_	×	Transfers contents of timer 2 to register A and register B.
=	TVA	0 1000 0110		1	1	(V)←(A)	_	×	Transfers contents of register A to timer control register V.
	TWA SNZ 1	0 1000 0111	0 8 7 0 8 2	1 1	1	(W)←(A)	(1F)=1	X	Transfers contents of register A to timer control register W. Skips the next instruction if flag 1F is 1.
L.	SNZ 2	0 1000 0011	~ ~~~	1	1	(80)	(2F)=1	X	Skips the next instruction if flag 2F is 1.
	Вху	1 1 x x x y y y y	1 B y	'	1	(PC <sub>L</sub> )←16x+y (PC <sub>H</sub> )←3, (PC <sub>L</sub> )←16x+y	-	×	Jumps to address xy of the current page.  Jumps to address xy on page 3 when executed, provided that
			_ ^						none of instruction RT, RTS, BL, BML, BLA or BMLA was
	BL pxy	0 0111 PPPP	0 7 P	2	2	(PC <sub>H</sub> )←p		×	executed after execution of instruction BM or BMA.  Jumps to address xy of page p.
	-	1 1××× уууу	1 8 y			(PC <sub>L</sub> )←16x+y			
۱ ـ	BA xy	0 0000 0001	0 0 1	2	2	(PC <sub>L</sub> )←16x+(A)		x	Subroutine on the current page. Exchange the lower 4 bits of the con-
Branch	DA	1 1 * * * * * * * * * * * * * * * * * *	1 8 X		-	(FC[)- 16X + (A)		^	Subroutine on the current page. Exchange the lower 4 bits of the contents of address xX with the contents of register A and branch to address 16 x+A
"			×			$(PC_H)\leftarrow 3$ , $(PC_L)\leftarrow 16x + (A)$			Page 3 subroutine: After execution of a BM or BMA instruction without execu- tion of a RT, RTS, BL, BML, BLA, or BMLA instruction, when a BA instruction
									is executed branching is done to address 16x+ (A) on page 3
	BLA pxy	0 0000 0001 0 0111 PPPP	0 0 1 0 7 P	3	3	(PC <sub>H</sub> )←p (PC <sub>L</sub> )←16x+(A)	_	×	Subroutine on a different page: Exchange the lower 4 bits of the contents of address xX with the contents of register A and branch to the
		1 1 × × × X X X X							address 16x+(A)
		1 0 * * * y y y y	×			(SK <sub>2</sub> ) ← (SK <sub>1</sub> ) ← (SK <sub>0</sub> ) ← (PC)		ļ.,	
	ВМ ху	1 Oxxx yyyy	1 x y	1	1	$(PC_H)\leftarrow 2$ , $(PC_L)\leftarrow 16x+y$	_	×	Calls for the subroutine starting at address x(A) of page 2.
						(PC <sub>H</sub> )←2, (PC <sub>L</sub> )←16x + y			Jumps to address xy of page 2 provided that none of instruc- tions, RT, RTS, BL, BML, BLA or BMLA was executed after the
									execution of instructions BM or BMA.
_≥	BML pxy	0 0111 PPPP 1 0xxx yyyy	0 7 P 1 x y	2	2	$(SK_2) \leftarrow (SK_1) \leftarrow (SK_0) \leftarrow (P_C)$ $(PC_H) \leftarrow p$ , $(PC_L) \leftarrow 16x + y$	_	×	Calls for the subroutine starting at address xy of page p.
82 9	BMA xX	0 0000 0001	0 0 1	2	2	(SK <sub>2</sub> )←(SK <sub>1</sub> )←(SK <sub>0</sub> )←(PC)	-	×	Calls for the subroutine starting at address x(A) of page 2.
Subroutine calls		1 0 x x x X X X X	1 x X			$(PC_H)\leftarrow 2$ , $(PC_L)\leftarrow 16x + (A)$			
Subr			l			(PC <sub>H</sub> )←2, (PC <sub>L</sub> )←16x+(A)			Jumps to address x(A) of page 2 provided that none of instruc-
									tions. RT, RTS, BL, BML, BLA or EMLA was executed after the execution of instructions BM or BMA.
	BMLA	0 0000 0001	0 0 1	3	3	$(SK_2) \leftarrow (SK_1) \leftarrow (SK_0) \leftarrow (PC)$	_	×	Calls for the subroutine starting at address x(A) of page p.
		0 0111 PPPP	0 7 P	-		(PC <sub>H</sub> )←p, (PC <sub>L</sub> )←16x+(A)			Cans for the subroutine starting at address XXX7 or page p.
	RTI	1 0 x x x X X X X		1	7	(PC)←(SK <sub>0</sub> )←(SK <sub>1</sub> )←(SK <sub>2</sub> )		×	Returns from interrupt routine to main routine. The internal flip-
Program returns									flop is restored to the value held immediately before the interrupt.
P. og bi	RTS	0 0100 0100	0 4 4	1	1	$(PC) \leftarrow (SK_0) \leftarrow (SK_1) \leftarrow (SK_2)$ $(PC) \leftarrow (SK_0) \leftarrow (SK_1) \leftarrow (SK_2)$		X	Returns to the main routine from the subroutine.  Returns to the main routine from the subroutine, and uncon-
									ditionally skips the next instruction.
	CLD CLS	0 0001 0011	0 13	1	1	(D)←0 (S)←0	_	X	Clears port D. (low level output) Clears port S.
	CLDS	0 0001 0001	0 1 1	1	1	(D)←0 (S)←0	_	X	Clears port S. Clears ports S and D.
	SD	0 0001 0101	0 15	1	1	$(D(Y))\leftarrow 1$ where, $Y=0\sim 11$	_	×	Sets the bit of port D that is designated by register Y.
ایا	RD	0 0001 0100	0 1 4	,	, [	(D (Y))←0 where, Y = 0~11	-	х	Resets the bit of port D that is designated by register Y.
uthu	SZD	0 0010 1011	0 2 B	1	1		(D(Y))=0 where, Y=0~11	х	Skips the next instruction if the contents of the bit of port D that is designated by register Y are 0.
Input/output	OSAB	0 0001 1011	0 1 B	1	1	$(S_7 \sim S_4) \leftarrow (B)$ $(S_3 \sim S_0) \leftarrow (A)$	r=0~11	х	Output contents of registers A and B to port S.
ď	OSPA	0 0001 0111	0 17	1	1	$(S_7 \sim S_4) \leftarrow (A)$ $(S_7 \sim S_4) \leftarrow \text{through PLA} \leftarrow (A)$	_	х	Decodes contents of register A by PLA and the result is output
j i	OSE	0 0000 1011	о о в	1	1	(S)←(E)	_		to ports.  Outputs contents of register E to port S.
	IAS i	0 0101 0101	0 5 4	1	1	$_{1}=0(A)\leftarrow(S_{7}\sim S_{4})$ $_{1}=1(A)\leftarrow(S_{3}\sim S_{0})$	_		Transfers from port S to register A. The high-order four bits of port S are transferred when the value of i in the instruction is
	05:		, ,					J	0 or the low-order four bits are transferred when the value of i is 1.
	OFA IAF	0 1000 0001 0 1000	0 8 1 0 8 C	1	1	(F)←(A) (A)←(F)	_		Sets interrupt flag INTE to enable interrupts.  Resets interrupt flag INTE to disable interrupts.
<u>م</u>	E)	0.0000.0101	0.05	-	,	(INTE )-1			Outputs contents of register A to port F.
Ę	ΕI	0 0000 0101	0 0 5			(INTE)←1	1		
Inte	Di	0 0000 0100	0 04	1	1	(INTE)+-0		X	Transfers input from port F to register A.
Misc	NOP	0 0000 0000	0 0 0	1	1	(PC <sub>L</sub> )←(PC <sub>L</sub> )+1		х	No operation.
∟ַ									



# M58845-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

Symbol	Contents	Symbol	Contents	Symbol	Contents
Α	4-bit register (accumulator)	SK <sub>0</sub>	11-bit stack register	-	Shows direction of data flow
В	4-bit register	SK <sub>1</sub>	11-bit stack register	( )	Indicates contents of register, memory, etc.
С	3-bit register	SK₂	11-bit stack register	xx	2-bit binary variable
Ε '	8-bit register	1	Timer 1	уууу	4-bit binary variable
н	4-bit register	2	Timer 2	z	1-bit binary variable
J	8-bit register	CY	1-bit carry flag	nnnn	4-bit binary variable
L	4-bit register	INTE	Interrupt enable flag	i	1-bit binary constant
R	8-bit timer 2 auto reload register	CPS	Indicates which data pointer and carry are active	i ii	2-bit binary constant
V	4-bit register	1F	1-bit timer 1 overflow flag	xxxx	4-bit unknown bibary number
w	4-bit register	2 F	1-bit timer 2 overflow flag	₩	Exclusive-OR
х	2-bit register	EXF	1-bit external interrupt flag	-	Negation
Υ	4-bit register	D	12-bit port	x	Indicates flag is uneffected by instruction execution
Z	1-bit register	F	4-bit port	хy	Label used to indicate the address XXXYYYY
DP	7-bit data pointer, combination of registers X, Y, and Z	K	8-bit port	рху	Label used to indicate the address XXXYYYY of page PPPP
PCH	The high-roder 4-bits, of the program counter	S	8-bit port	С	Hexadecimal number C + binary number x
PCL	The low-order 7-bits of the program counter	T	1-bit port	+	
PC	11-bit program counter, combination of PCH and PCI	INT	i Interrupt request signal	×	

Note 1. When a skip has occurred, the next instruction only is ignored and the program counter is not incremented by 2, therefore, the number of cycles does not change in accordance with the existence or non-existence of skip

## INSTRUCTION CODE TABLE

D <sub>8</sub> ~		0 0000 cimal —	0 0001	0 0010	0 0011	0 0100	0 0101	0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 0000 1 0111	1 1000 , 1 1111
	mbe		0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 A	0 В	0 C	0 D	0 E	0 F	10~17	18~1F
0000	0	NOP	CLS	SZB 0	SEY 0	LCPS 0	CPAE	XAM 0	BL BML	-	_	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	вм	В
0001	1	BA BMA BLA BMLA	CLDS	SZB 1	SEY 1	LCPS 1	CPAS	XAM 1	BL BML	OFA	_	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 3,1	вм	В
0010	2	INY	_	SZB 2	SEY 2	SHL	RHL	XAM 2	BL BML	SNZ1	_	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	вм	В
0011	3	DEY	CLD	SZB 3	SEY 3	AMC	AMCS	XAM 3	BL BML	SNZ2	-	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	вм	В
0100	4	DI	RD	_	SEY 4	RT	IAS 0	TAM 0	BL BML	T1AB		A 4	X A 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	вм	В
0101	5	ΕI	SD	_	SEY 5	RTS	IAS 1	TAM 1	BL BML	TRAB	_	A 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	вм	В
0110	6	-	TEPA	SEAM	SEY 6	RTI		TAM 2	BL BML	TVA	_	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	ВМ	В
0111	7	-	OSPA	_	SEY 7		LC7	TAM 3	BL BML	TWA		A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	вм	В
1000	8	СРА	XAL	-	SEY 8	RC	ХАН	XAMD 0	BL BML	TAB1		A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	вм	В
1001	9	DEC	TLA	SZJ	SEY 9	sc	ТНА	XAMD 1	BL BML	TABR	_	A 9	LA 9	LXY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	вм	В
1010	Α	АМ	TEAB	-	SEY 10	LZ 0	_	XAMD 2	BL BML	ТАВ2	_	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	вм	В
1011	В	OSE	OSAB	SZD	SEY 11	LZ 1	_	XAMD 3	BL BML		_	A 11	LA 11	LXY 0,11	LXY 1,11	LXY 2,11	LXY 3,11	вм	В
1100	С	TYA	ТВА	-	SEY 12	SB 0	RB 0	XAMI 0	BL BML	IAF	-	A 12	LA 2	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	TAJ	TAY	=	SEY 13	SB 1	RB 1	XAMI 1	BL BML		_	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	ВМ	В
1110	Ε		TAB	-	SEY 14	SB 2	RB 2	XAMI 2	BL BML	_	_	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY.	ВМ	В
1111	F	СМА	-	szc	SEY 15	SB 3	RB 3	XAMI 3	BL BML	_	-	A 15	LA 15	LXY 0,15	LXY 1,15	LXY 2,15	LXY 3,15	вм	В

# M58845-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER


Note 1: This list shows the machine codes and corresponding machine instructions.  $D_3 \sim D_0$  indicate the low-order 4 bits of the machine code and  $D_8 \sim D_4$  indicate the high-order 5 bits. Hexadecimal numbers are also shown that represent the codes An instruction may consist of one, two, or three words, but only the first word is listed. Code combination indicated with a bar (-) must not be used.

Note 2: Two-word instruction

 Struction		Second word	
BL	1	1xxx yyy	
BML	1	Oxxx yyyy	
ВА	1	1xxx XXXX	
вма	1	0xxx XXXX	

Three-word ins	truction i		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		Second word	Third word
	BLA	0 <b>011</b> 1 pppp	1 1xxx XXXX
	DM	0.0111.0000	1 0000 000

Note 3. Relationships between branching and page by means of branching instructions and subroutine calling instructions.



4

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		0.3~-20	V
V <sub>I</sub>	Input votage (ports D and S, and input VP)		0.3~-35	V
VI	Input voltage, inputs other than ports D and S, and input VP	With respect to V <sub>SS</sub>	0.3~-20	V
Vo	Output voltage, ports D and S		0.3~-35	V
Vo	Output voltage, other outputs than ports D and S		0.3~-20	V
Pd	Power dissipation	Ta = 25°C	1100	mW
Topr	Operating temperature		-10~70	°C
Tstg	Storage temperature		<b>−40~125</b>	°C

## RECOMMENDED OPERATING CONDITIONS (Ta = -10 ~ 70°C, unless otherwise noted)

Constant			Limits		Unit
Symbol	Parameter	Min	Nom	Max	Onit
V <sub>DD</sub>	Supply voltage	13.5	<b>-15</b>	-16.5	٧
Vss	Supply voltage		0		V
Vp	Pull-down transistor supply voltage	0		-33	٧
V <sub>IH</sub>	High-level input voltage	-1.5		0	٧
V <sub>IH</sub> (φ)	High-level clock input voltage	-1.5		0	٧.
VIL	Low-level input voltage, inputs other than ports D and S	V <sub>DD</sub>		-4.2	<b>V</b>
VIL	Low-level input voltage ports D and S	-33		-4.2	V
V <sub>IL</sub> (ø)	Low-level clock input votlage	V <sub>DD</sub>		V <sub>DD</sub> +2	٧
V <sub>I</sub> (K)	Analog input voltage, port K	VREF		0	٧
V <sub>I</sub> (K)	Digital input voltage, port K	V <sub>DD</sub>		0	٧
VREF	Reference voltage	5		-7	V
VoL	Low-level output voltage, ports D and S	-33		0	٧
f (ø)	Internal clock oscillation frequency	300		600	kHz

Note 4,  $V_{JL}(\phi)$  is specified for the maximum  $V_{DD}$  value.

## **MITSUBISHI MICROCOMPUTERS**


## M58845-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH 8-BIT A/D CONVERTER AND TWO TIMER/EVENT COUNTER

## **ELECTRICAL CHARACTERISTICS** (Ta = -10 $\sim$ 70 °C, V<sub>DD</sub> = -15 $\pm$ 10%, V<sub>SS</sub> = 0V, f( $\phi$ ) = 300 $\sim$ 600 kHz, unless otherwise noted)

Symbol	Paramatas	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Onit
V <sub>OH</sub>	High-level output voltage, port D	$V_{DD} = -15V$ , $I_{OH} = -15mA$ , $Ta = 25^{\circ}C$	-2.5			٧
V <sub>OH</sub>	High-level output voltage, ports S and F	$V_{DD} = -15V$ , $I_{OH} = -8mA$ (port S) $I_{OH} = -6mA$ (Port F), $Ta = 25$ °C	-2.5	,		V
V <sub>T</sub> -	Negative threshold voltage (Schmitt input mask option)	V <sub>DD</sub> =-15V, Ta=25°C	7		-4	V
V <sub>T+</sub> -V <sub>T</sub> -	Hysteresis (Schmitt input mask option)	$V_{DD} = -15V$ , $Ta = 25^{\circ}C$	1.5		3.5	٧
I <sub>I</sub>	Input current, port K	Measured when not executing CPA or CPAS $V_{i}\!=\!-7V$		- 1	-7	μА
L <sub>H</sub> .	High-level input current, port K (with pull-down resistors)	V <sub>DD</sub> =-15V, V <sub>IH</sub> =0V, Ta=25°C	50		250	μΑ
1 <sub>IH</sub>	High-level input current, portsD and S(with pull-down resistors)	$V_P = -33V$ , $V_{IH} = 0V$ , $Ta = 25$ °C	80		280	μА
Ι <sub>Ι</sub> (φ)	Clock input current	$V_{I(\phi)} = -15V$ , $Ta = 25^{\circ}C$		-20	40	μΑ
Гон	High-level output current, port D (Note 2)	$V_{DD} = -15V, V_{OH} = -25V, Ta = 25^{\circ}C$			15	mA
1 <sub>OH</sub>	High-level output current, ports S and F	$V_{DD} = -15V$ , $V_{OH} = -25V$ , $Ta = 25^{\circ}C$		-6(p -8(p	ort F) ort S)	mA
loL	Low-level output current, ports D and S	$V_{OL} = -33V$ , $Ta = 25^{\circ}C$			-33	μА
loL	Low-level output current, port F	V <sub>DD</sub> = - 15V, Ta = 25°C			-33	μA
I <sub>DD</sub>	Supply current	V <sub>DD</sub> = - 15V, Ta = 25°C		21		mA
IREF	Reference supply current	V <sub>REF</sub> =-7V, Ta=25°C			- 1	mΑ
Ci	Input capacitance, port K	$V_{DD}=V_1=V_0=V_{SS}$ , f=1MHz, 25mVrms		7	10	' pF
Ci (ø)	Clock input capacitance	$V_{DD}=X_{OUT}=V_{SS}$ , f=1MHz, 25mVrms		7	10	pF
	A-D conversion linearity error					
	A-D conversion zero error	$V_{REF} = -7V$	Overall	± 2	± 3	LSB
,	A-D conversion fullscale error		] ]			

## BASIC TIMING DIAGRAM



Note 3. The crosshatch area indicates invalid input.

Note 1. Currents are taken as positive when flowing into the IC (zero signal condition), with the minimum and maximum values as absolute values.

2. It is possible to connect up to 5 lines of the port D at maximum ratings (-15mA) or all lines of port S and F at maximum ratings of -8mA and -6mA respectively.

# M158846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

#### DESCRIPTION


The M58846-XXXSP is a single-chip 4-bit microcomputer developed using p-channel aluminum gate ED-MOS technology. The device includes two timers (one 7-bit timer and one 8-bit timer/event counter). It is housed in a 42-pin shrink plastic molded DIL package.


### **FEATURES**

- Basic instruction execution time (1-word instruction at a clock frequency of 600kHz) ............ 10µs Memory capacity ROM: ...... 2048 words x 9 bits RAM: . . . . . . . . . 128 words x 4 bits Single −12V power supply • Two built-in timers (timer 1: 7-bit timer/counter, timer 2: 8-bit timer/event counter) . . . . . . . . 2 lines • Interrupt function ...... 3 factors (external, timer 1, timer 2), 1 level • Two built-in data pointers • Subroutine nesting ...... 3 levels • Input (port K) ..... 4 lines Input/output (ports D, F, and S) ............... 24 lines • Output (ports G and U) ..... 5 lines • Timer input/output (port T) . . . . . . . . . 1 line
- PIN CONFIGURATION (TOP VIEW) D9 ↔ 1 INPUT/OUTPUT PORT D 41 ↔ D7 D11 ++ 40 ↔ D<sub>6</sub> RESETINPUT RESET → 39 ↔ D<sub>5</sub> INPUT/OUTPUT TIMER INPUT/OUTPUT PORT ↔ 38 ↔ D4 37 ↔ D3 36 ↔ D<sub>2</sub> INPUT PORT K 8 35 ↔ D₁ 34 ↔ D<sub>0</sub> Gn 33 ← XIN CLOCK INPUT 11 32 → XOUT CLOCK OUTPUT OUTPUT PORT G G<sub>2</sub> ← 12 31 ↔ S<sub>7</sub> 13 30 ↔ S<sub>6</sub> OUTPUT PORT U 14 29 ↔ S<sub>5</sub> 28 ↔ S<sub>4</sub> INPUT/OUTPUT 27 ↔ S<sub>3</sub> INPUT/OUTPUT PORT F 26 ↔ S<sub>2</sub> 25 ↔ S₁ INTERRUPT REQUEST INPUT INT → 19 24 ↔ S<sub>0</sub> (0V)  $CNV_{SS} \rightarrow$ 20 23 ← Vp PULL-DOWN VOLTAGE  $v_{\text{SS}}$ V<sub>DD</sub> (-12V) Outline 42P4B

## **APPLICATIONS**

- VTRs, TVs, cassette decks
- Office equipment, copying machines, medical equipment
- Educational equipment, games





# M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## PERFORMANCE SPECIFICATIONS

	Parameter		Performance				
Basic machine instruction	ns		65				
Instruction execution tim	ne (1-word instruction	ons)	10 µs (with a clock frequency of 600kHz)				
Clock frequency			300~600kHz				
	ROM		2048 words x 9 bits				
Memory capacity	RAM		128 words x 4 bits				
	K(Note 1)	Input	4 bits x 1				
	D (Note 2)	Input	1 bit x 12				
	D (Note 2)	Output	1 bit x 12				
	_	Input	4 bits x 1				
	F	Output	4 bits x 1				
Input/output ports	0 (1) 0)	Input	4 bits x 2				
	S (Note 2)	Output	8 bits x 1				
	G	Output	4 bits x 1				
	U	Output	1 bit x 1				
	T (Note 1)	Input	1 bit x 1				
	T (Note 1)	Output	1 bit x 1				
	INT(external int	errupt request) (Note 1)	1 bit x 1				
Timers			Timer 1: 7-bit timer Timer 2: 8-bit timer/event counter, timer input output port T				
Pull-down voltage input	pin		Used for driving devices such as large fluorescent display tubes (ports D and S)				
Subroutine nesting			3 levels				
Interrupts	, _		3 factors (external, timer 1, timer 2), 1 level				
Clock generator			Built-in				
	Port D		-33V input/output withstanding voltage, output current -15mA				
I/O characteristics of ports	Port S		-33V input/output withstanding voltage, output current -8mA				
	Ports other tha	an D and S	-20V input/output withstanding voltage, output current —6mA				
Supply voltage	•		-12V (Typ)				
Device structure			p-channel aluminum gate ED-MOS				
Package			42-pin silicone plastic molded DIL package				
Power dissipation (exclu	uding ports)		280mW (typ)				

Note 1. Input characteristics mask option (TTL-compatible Schmitt circuit)

<sup>2.</sup> Built-in pull-down transistors (mask options)

## 4

# M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## PIN DESCRIPTION

Pin	Name	Input or	Function
****	Name	output	Tunction
Vss	Ground		Connected to 0V potential
V <sub>DD</sub>	Supply voltage		Connected to a —12V supply
V <sub>P</sub>	Pull-down supply	ln	Input for the supply voltage connected to the load resistors (mask option) for ports D and S
K <sub>3</sub> ~K <sub>0</sub>	Input port K	In	This port can be used to perform 4-bit TTL-compatible or Schmitt input. Pull-down transistors and input discharge transistors are available as mask options.
D <sub>11</sub> ~D <sub>0</sub>	I/O port D	In/out	Port D consists of a 12-bit input/output port, all bits operating individually. When a port D output is programmed low, the output floats and the input signal can be sensed. The outputs are open drain circuits which can be provided with pull-down transistors as a mask option.
F <sub>3</sub> ~F <sub>0</sub>	I/O port F	In/out	Port F is a 4-bit input/output port. When the output is programmed to low, the output floats and the input signal can be sensed. The output circuits are open drain circuits.
S <sub>7</sub> ~S <sub>0</sub>	I/O port S	In/out	The I/O port S can be used as either an 8-bit output port or a pair of 4-bit input ports. When the output port S is programmed to the low level, it remains in the floating state so that it can be used as an input port.
G3~G0	Output port G	Out	This is a 4-bit output port.
U	Output port U	Out	This is a 1-bit output port.
Т	Timer I/O port T	In/out	This port is used as the timer 2 event counter input and the timer 2 overflow output, the functions being software selectable.
INT	Interrupt request input	In	This is the input for interrupt requests.
RESET	Reset	In	When this input is kept high for at least 3 machine cycles, the reset state is enabled.
X <sub>IN</sub>	Clock input	In	These are the input and output pins for the built-in clock generator, A ceramic filter element (300kHz ~ 600kHz) or
X <sub>OUT</sub>	Clock output	Out	a resistor/capacitor combination are connected to these pins to provide the required oscillation stability.
CNVss	CNV <sub>SS</sub>	In	This input is connected to V <sub>SS</sub> and must have a high-level input applied to it (0V).

## M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048-word x 9-bit Mask ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of  $0\sim127$ . Fig. 1 shows the address map for this ROM.

## Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The program counter is an 11-bit counter, the upper-order 4 bits of which ( $PC_H$ ) indicate the ROM page, and the lower 7 bits of which ( $PC_L$ ) are a pure binary address designation. Each time an instruction is executed,  $PC_L$  is incremented by 1 step. For branching and subroutine call instructions, its value is set to the designated address.

When the 127 address is reached for every page, the address value returns to the first address of that page. Therefore, for moving from one page to another page, the page byte itself must be modified. This is done using the **BL** and **BLA** instructions.

Page 2 and page 3 are special pages used for subroutine calls. Page 2 can be called with a 1-word instruction from any arbitrary page. This instruction is either BM or BMA. When either BM or BMA is executed, subsequent BM or BMA instructions are equivalent to B and BA on page 2. Also, B or BA is equivalent to B or BA on page 3. This condition is cancelled when the RT, RTS, BL, BML, BLA, or BMLA instruction is executed. Note 3 shows the instruction codes and corresponding states.

## Stack Registers (SK<sub>0</sub>, SK<sub>1</sub>, SK<sub>2</sub>)

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to its original routine. The SK registers are organized in 3 words of 11 bits each, enabling up to 3 levels of subroutine nesting. If 1 level is used for an interrupt routine, the remaining 2 levels can be used for subroutine calls.

#### Data Memory (RAM)

This 512-bit (128 words x 4 bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged as 2 file groups x 4 files x 16 digits x 4 bits. Fig. 2 shows the RAM address map. The RAM address specification is made by the combination of data pointer DP register Z, register X, and register Y. Thus, the selector CPS and data pointer DP must be set. However, as long as the address is not changed this is not necessary.

## Data Pointers (DP, DP')

These registers are used to designate the RAM address, and bit position for the I/O port D and register J. Each data pointer is composed of a 7-bit register. Register Z (the most significant bit of DP) designates the RAM file group; register X (the central 2 bits) designates the RAM file; and register Y (the least significant 4 bits) designates the digit position of the RAM file. At the same time, register Y designates the bit positions of the I/O port DJ.

### 4-Bit Arithmetic Logic Unit (ALU)

This unit executes 4-bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry.

### Register A and Carry Flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic logic unit. The carry flag may also be used as a 1-bit flag. Two carry flags, CY and CY', are available and selected by selector CPS, as is the data pointer DP.

## Registers B and E

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register E is composed of 8 bits and is used not only as an 8-bit temporary storage register, but also as a temporary for the I/O port S.




Fig. 1 ROM Address map

File	Register Z	Γ							(	)								[				1				
designation	Register X	Γ	(	)		Г		1			2	?			3	3			0	)					3	
File	name		F	0		Γ	F	1			F	2			F	4			F	4				F	7	
Bit	designation	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0		3	2	1	0
	0	Γ	Γ		Γ	Ī	Ī		Г			Г					Γ.								Г	
tion ')	1																	Г					-			
gna:	2		Г								Γ															
des	:	Г		:	_	Г		:			_						_	Г						_	:	
Digit designation (register Y)	14	Γ			Γ	Γ	Γ											Г						Г		
_	15	Γ	Γ	Γ	Γ	Γ	Γ		Γ		Г		Г				Г		П						Г	

Fig. 2 RAM Address map



# M15UBISHI MICROCOMPUTER M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## Interrupt Functions

The M58846-XXXSP provides 3-factor, 1-level vector interrupt capability, enabling unique branching addresses for each interrupt factor.

Inte	rrupt factor	Interrupt address
Interrupt type	Causal condition	interrupt address
External interrupt	Rising edge at the INT input	Page 1, address 0
Timer 1 interrupt	Timer 1 overflow	Page 1, address 2
Timer 2 interrupt	Timer 2 overflow	Page 1, address 4

Fig. 3 Vector Interrupt Addresses

The interrupt vector addresses are shown in Fig. 1.

An interrupt is generated whenever any of the casual conditions listed in Fig. 3 are satisfied at a time when the INTE flag is set to 1 (when the EI instruction is executed the INTE flag is set to 1, enabling interrupt; the DI instruction clears this flag to 0, prohibiting interrupts). If any of the interrupt causing conditions continues when the INTE flag is 0, an interrupt is generated when the INTE flag is set to 1.

The interrupts generated as a result of timer 1 and timer 2 overflow conditions can be software controlled, allowing confirmation of the overflow condition using a skip instruction.

When an interrupt program is used, one level of the three-level stack register is required, the remaining two levels being used for subroutines. After the interrupt program is started, the data pointer DP, register A, carry flag CY, and registers used by the interrupt program are saved. The instruction RTI is required to restore these before returning to the main program.

When an interrupt occurs, the microcomputer internal states are as follows.

#### (1) Program counter

The current address in the main program is stored in a stack register and the vector interrupt address as shown in Fig. 1 is loaded into the program counter.

## (2) Interrupt flag INTE

The flag INTE is reset to disable further interrupts. This diabled state will continue even after return to the main program by the RTI instruction until the execution of an EI instruction.

### (3) Skip flags

Skip flags are provided to discriminate skip instructions and consecutively described skip instructions. Each flag has its own stack within which the skip state is saved.

#### Timer/Event Counter (2 Lines)

The timer/event counter section consists of two lines (timers). As shown in Fig. 4, this section includes timer 1 and its overflow flag (1F) and timer 2 and its overflow register (register R), as well as the timer input/output port T and the timer control registers V and W.




Fig. 4 Timer/event counter block diagram

The two timers (timer 1 and 2) are controlled by means of the timer control registers.

#### (1) Timer 1

Timer 1 is implemented using a 7-bit counter which divides the machine cycle (100kHz for a 600kHz clock frequency) by 127, setting the flag 1F every time an overflow condition occurs.

The timer is ready to count after a system reset has occured.

### (2) Timer 2

Time 2 is implemented using an 8-bit binary counter and is provided with an auto-reload register (register R). Timer 2 data can be read using the TAB2 instruction and register R may be set as well as read by means of the T2AB instruction. Starting and stopping the counter as well as the selection of the source (timer 1 or external input from port T) is controlled by the timer control registers. The overflow condition results in the setting of the flag 2F, after which timer 2 can be set with data once more by register R (auto-reload register) and continue counting.

### (3) Timer I/O port T

This port can be selected by the counter control register as the source for timer 2. In addition, when another source has been selected, a pulse is available at this port every time timer 2 reaches the overflow condition.

### (4) Timer 1 and 2 overflow flags 1F and 2F

These flags are set when the corresponding timer has reached the overflow condition. To test these flags, generation of an interrupt and skip instructions (SNZ1, SNZ2) can be used. The selection of which will be used is made by the timer control registers. By using either, these flags will be reset.

## M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

### (5) Timer control registers V

The timer control register is used to perform the above described control functions. Instruction TVA is used to transfer control data to this register.

#### INPUT/OUTPUT PORTS

(1) Port K (K<sub>3</sub>~K<sub>0</sub>)

This port is capable of performing 4-bit input by means of the IAK instruction or single-bit input by means of the SZK instruction.

The port K input circuits are TTL-compatible and may be provided with Schmitt circuits as a mask option.

In addition, pull-down transistors may be provided as a mask option.

(2) Port D  $(D_{11} \sim D_0)$ 

This port consists of 12 bits which can be used for both input and output functions by means of the SZD, SD, and RD instructions. The output section provides individual bit latching and the contents of register Y can be used to designate a single bit of port D for output. When using the port for input, the output must be cleared to 0 first. The instructions CLD and CLDS can be used to clear all bits of the port to 0.

The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.

(3) Port F  $(F_3 \sim F_0)$ 

This 4-bit port is controlled for output and input by the OFA and IAF instructions respectively. When using a bit for input, that bit output must first be set to 0. The outputs are open-drain circuits.

(4) Port S  $(S_7 \sim S_0)$ 

This port can perform 8-bit output using the OSAB, OSPA, and OSE instructions and 4-bit input using the IAS instruction.

A built-in S output PLA has been provided which can code 4 bits of register A data arbitrarily and provide output using the **OSPA** instruction. The PLA output coding is a mask option.

When the port is used for input, the outputs must first be set to 0. All the port S bits may be set to 0 by means of the CLS and CLDS instructions.

The outputs are open-drain circuits which can be provided with pull-down transistors as a mask option.

(5) Port G (G<sub>3</sub>~G<sub>0</sub>)

This port can be used to perform 4-bit output by means of the **OGA** instruction. The outputs are open-drain circuits.

(6) Port U

This port can be used to perform 1-bit output by means of the **SU** and **RU** instructions. The outputs are open-drain circuits.

### VP PIN

This pin is used to supply the required voltage for the port D and port S pull-down transistors. Built-in pull-down transistors can be provided as a mask option for driving fluorescent display tubes, as shown in Fig. 5, eliminating the need for the usual externally connected pull-down resistors and resulting in a reduction in the number of system components.




Fig.5 Fluorescent display tube drive circuit

## RESET

When the RESET pin is kept high for at least 3 machine cycles, the reset state is enabled. After reset has been performed, when the RESET input is driven low, program execution will begin at page 0, address 0.

When the reset state is enabled, the following operations are performed.

- (1) The program counter is set to 0, address 0. (PC)  $\leftarrow$  0
- (2) The interrupt mode is in the disabled state. INTE ← 0 (the same as for the execution of the DI instruction)
- (3) The carry and data pointer selector CPS is set to 0, specifying DP and CY.
- (4) Register V is set to 0. V← 0<sub>16</sub>
- (5) The 3 interrupt flags, external interrupt flag (EXF), timer 1 overflow flag (1F), and timer 2 overflow flag (2F) are reset. EXF=1F=2F ← 0
- (6) All outputs of ports D, F, S, G, U, and T are cleared to low (D)=(F)=(S)=(G)=(T) ← 0



MITSUBISHI MICROCOMPUTER

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## **CLOCK GENERATOR CIRCUIT**

A clock generator circuit has been built in, to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. In addition, an external clock signal may be applied at the X<sub>IN</sub> pin, leaving the X<sub>OUT</sub> pin open. Circuit examples are shown in Fig. 6~8.




Fig. 6 External RC circuit




Fig. 7 Externally connected ceramic resonator




Fig. 8 External clock input circuit

## MASK OPTIONS

The following mask options are available, specifiable at the time of initial ordering.

- (1) Port S output PLA data
- (2) Port K ( $K_3 \sim K_0$ ) pull-down transistors
- (3) Port D ( $D_{11} \sim D_0$ ) pull-down transistors
- (4) Selection of port K input TTL-compatible Schmitt cir-
- (5) Selection of interrupt input TTL-compatible Schmitt circuits
- (6) Selection of RESET input TTL-compatible Schmitt
- (7) Selection of port T TTL-compatible Schmitt circuits

## DOCUMENTATION REQUIRED UPON **ORDERING**

The following information should be provided when ordering a custom mask

- (1) M58846-XXXSP mask confirmation sheet
- (2) ROM data
- 3 EPROM sets
- (3) Port S output PLA coding
- On confirmation sheets
- (4) Port K pull-down transistors
- (5) Port D pull-down transistors
- (6) Port S pull-down transistors
- (7) Selection of interrupt input TTL-compatible Schmitt circuits
- (8) Selection RESET input TTL-compatible Schmitt cir-
- (9) Selection of port T input TTL-compatible Schmitt cir-
- (10) Selection of port K input TTL-compatible Schmitt circuits

## MITSUBISHI MICROCOMPUTER

## M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## MACHINE INSTRUCTIONS

ype o			Inst	ruc	tior	co	de		T So	L SS		Skip	გ	Description of according
nstruc- ion V	monic	D <sub>8</sub>	D7 D6 D5 D	, D	3 D <sub>2</sub> D	1D0			No.0f	No.of	Functions	condition	Flag	Description of operation
ter	TAB TBA	Functions $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			-	×	Transfers conents of register B to register A. Transfers contents of register A to register B.							
ge	TAY	0										_	Î	Transfers conents of register Y to register A.
ار فِ	TYA TEAB											_	X	Transfers conents of register A to register Y. Transfers contents of register A and B to register E.
Hegister-to-register transfers										1	(E <sub>3</sub> ~ E <sub>0</sub> )←(A)	-		Decodes contents of register A in the PLA and transfers result to
t a	TEPA	_							<u> </u>			-	X	register E.
SS	LXY x, y	0	11 x x	у	уу	, у	°	+	1	1		Written successively	×	Loads value of "x" into register X, and of "y" into Y. When LXY is written successively, the first is executed and successive ones are skipped.
RAM address	LZ z	٥	0100	1	0 1	z	0	4 A + z	1	1	(Y)←z where z = 0,1	-	×	Loads value of "z" into register Z.
RA	INY								1	l		(Y)=0	×	Increments contents of register Y by 1. Skips next instruction when new contents of register Y are "0".
	DEY	١.					ĺ		1	1		(Y) = 15	×	Decrements contents of register Y by 1, Skips nect instruction when new contents of register Y are "15".
	LCPS i	-					-		+	-			X	DP and CY are active when i=0, DP' and CY', when i=1.
	TAM j							i		ļ	(X)←(X)∀, where j=0~3		×	Transfers the RAM contents addressed by the active DP to register A. Register X is then "exclusive OR-ed" with the value in the instruction, and the result stored in register X.
lator	XAM j		0110		0 1	J	0	01	'	ļ '	(X)←(X)∀j where j=0~3	_		Exchanges the contents of the RAM DP and register A. Contents of X are then "exclusive OR-ed" with the value j, and the result stored in register X.
RAM-accumulator	XAMD j	٥	0110	1	0 j	j	0	6 8 + j	'	1	(Y)←(Y)−1	(Y)=15	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X. The contents of register Y are
RAM-	XAMI j		0110		• :					,		(Y)=0	×	decremented by 1, and when the result is 15, the next instruction is skipped.  Exchanges the contents of the RAM and register A.Contents of X
	AA )	٦	0	•	٠,	' '	ľ	+	'		(Y)+-(Y)+1	(1)-0	^	are then "exclusive OR-ed" with the value j in the instruction and result stored in register X. The contents of register Y are in-
											(x)←(x)∀  where  =0~3			remented by 1, and when the result meets the next instruction is skipped with the marked skip condition.
	LA n	0	1011	n	n n	n	0	Bn			(A)←n where n = 0 ~ 15	Written successively	X	Loads the value n in to register A. When LA is written consecutively the first is executed, and successive ones are skipped.
L.	AM	٥	0000	1	0 1	0	٥	0 A	1	1	(A)←(A)+(M(DP))		x	Adds the contents of the RAM to register A. The result is retained in register A, and the conents of flag CY are unaffected. Adds the RAM contents addressed by the active DP and contents
eratio	AMC	٥	0100	0	0 1	1 1	0	4 3	1	1	(A)←(A)+(M(DP))+(CY)	-	0/1	of flag CY to register A. The result is stored in register A, and the carry in the active flag CY.
Arithmetic operation	AMCS	0	0101	0	0 1	1	0	5 3	1	1		(CY)=1	0/1	Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced.
Arithr	An	0	1010	n	nn	n	0	Αn	1	1	(A)←(A)+n where n=0~15	Carry=0 where n +6	×	Adds value n in the instruction to register A. The contents of flag CY are unaffected and their next instruction is skipped a carry is not produced, except when n=6.
Ï	sc	0							1			-	1	Sets active flag CY.
	RC SZC	0							1		(CY)0	(CY=0)	0 X	Resets active flag CY. Skips next instruction when contents of the active flag CY are O.
	CMA								1	1	(A)←(Ā)		×	Stores complement of register A in register A.
tions	SB j	0	0100	1	1 j	j	0	4 C + j	1		(Mj (DP))←1 where j = 0 - 3	-	×	Sets the jth bit of the RAM(immediate field value)addressed by the active DP (the bit designated by the value j in theinstruction Resets the jth bit of the RAM(immediate field value)addressec
Bit operations	RB j							+ j	1	1	(Mj(DP))←0 where j=0~3	-	×	by the active DP (the bit designated by the value i in the instruc- tion)  Skips next instruction when the contents of the jth bit of the
Bit	SZB j	۰	0010	0	O j	j	0	2 j	1	1		(M <sub>j</sub> (DP))=0 where j=0~3		RAM(immediate field value) addressed by the active DP (the bit which is designated by the value j in the instruction) are 0.
sales	SEAM	0	0010	0	1 1	0	0	2 6	1	1		(M (DP))= (A)	×	Skips next instruction when contents of register A are equal to the RAM contents addressed by the active DP.
Compares	SEY y	0	0011	У	уу	/ у	0	3 у	1	1		(Y)=y	×	Skips next instruction when the content of register Y are equal
Š		L										where y = 0 ~ 15		to the value y in the instruction
ion	T2AB	0	1000	0	1 0	1	0	8 5	1	1	$(R_7 \sim R_4) \leftarrow (B), (2_7 \sim 2_4) \leftarrow (B)$	-	Х	Transfers the contents of registers A and B to timer 2 and the
instruction	TAB2	o	1000	1	0 1	0	o	8 A	1	1	(B)←(2 <sub>7</sub> ~2 <sub>4</sub> )	-	×	reload register. Transfers the contents of timer 2 to registers A and B
_ \	TVA	0	1000	۰	1 1	0		8 6				_	×	Transfers the contents of register A to register V
Timer	SNZ1 SNZ2	0	1000	0	0 1	0	0	8 2				(1F)=1 (2F)=1	X	Skips the next instruction when the flag 1F is 1 Skips the next instruction when the flag 2F is 1
]	Вху	1	1 x x x	у	уу	y	1	8 y	1	1		_ =	х	Jumps to address xy of the current page,
rations								×			(PC <sub>H</sub> )←3, (PC <sub>L</sub> )←16x+y			Jumps to address xy on page 3 when executed, provided that none of instructions, RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.
A/D convetor operations	BL pxy	0	0 1 1 1 1 x x x					7 P 8 y +	2	2	(PC <sub>H</sub> )←p (PC <sub>L</sub> )←16x+y	_	×	Jumps to address xy of page p.
D conv	BA xX		0 0 0 0 1 x x x				0	0 1 8 X	2	2	(PC <sub>L</sub> )←16x+(A)	-	x	Jumps to address x(A) of the current page.
A		'		^		`^	'	* *			(PC <sub>H</sub> )←3, (PC <sub>L</sub> )←16x+(A)			Jumps to the address x(A) of page 3 provided that none of instructions, RT, RTS, BL, BML, BLA or BMLA was executed after execution of instruction BM or BMA.



## 4

# M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

Subroutine calls	A pxy  A xy	D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	0 0 0 1 PPPP XXXX	16n not 0 0	ation 0 1	ω No. of wor	ω No. of cycl	Functions $\begin{array}{c} (PC_H) \leftarrow p \\ (PC_U) = -16x + (A) \end{array}$	Skip conditions	× Flag CY	Description of operation $\label{eq:description} Jumps to the address x(A) of page p.$
STUC- Mining Min	A pxy  A xy	0 0000 0 0111 1 1 X X X	0 0 0 1 PPPP XXXX	not 0 0 1	ation O 1 7 P 8 X +	Š	Š	(PC <sub>H</sub> )←p		Flag	
BML p. BML p. BMA x. BMA x. BML p. BMA x. BML p. BMA x. BM	1 xy IL pxy	0 0111 1 1XXX	PPPP	0 0 1	0 1 7 P 8 X +	_				_	Lucia to the address v/A) of page p
SM xy  SM	IL pxy	1 1 X X X	xxxx	1	8 X						Jumps to the address X(A) or page p.
BML p) BMA x:	IL pxy		y	1							
BMA x:  BMA x:		0 0111			× y	1	1	$(SK_2) \leftarrow (SK_1) \leftarrow (SK_0) \leftarrow (PC)$ $(PC_H) \leftarrow 2$ , $(PC_L) \leftarrow 16x + y$	_	×	Calls for the subroutine starting at address xX on page 2
BMA x:  BMA x:		0 0 1 1 1						(PC <sub>H</sub> )←2, (PC <sub>L</sub> )←16x+y			Jumps to address xy of page 2 provided that none of instruc- tions. RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
BMLA px  BMLA px  RTI  RTS  CLD CLS CLDS SD RD SZD OSAB OSPA OSPA OFA IAF OGA IAK	A xX	1 0 x x x		0		2	2	$(SK_2)\leftarrow(SK_1)\leftarrow(SK_0)\leftarrow(P_C)$ $(PC_H)\leftarrow p$ , $(PC_L)\leftarrow 16x + y$	_	×	Calls for the subroutine starting at address xy of page p.
BMLA px  BMLA px  RTI  RTS  CLD CLS CLDS SD RD SZD OSAB OSPA OSPA OFA IAF OGA IAK		0 0000 1 0xxx			0 1 X X	2	2	$(SK_2) \leftarrow (SK_1) \leftarrow (SK_0) \leftarrow (PC)$ $(PC_H) \leftarrow 2$ , $(PC_L) \leftarrow 16x + (A)$	_	×	Calls for the subroutine starting at address x(A) of page 2.
RTI RTS CLDS SD RD SZD OSAB OSPA OSPA OFA IAFO OGAK IAFO								(PC <sub>H</sub> )←2, (PC <sub>L</sub> )←16x+(A)			Jumps to address x(A) of page 2 provided that none of instruc- tions. RT, RTS, BL, BML, BLA or BMLA was executed after the execution of instructions BM or BMA.
RTS RTS CLDS SD RD SZD OSAB OSPA OSE IAS I IAF OGA IAK		0 0000 0 0111 1 0 x x x	PPPP	0	0 1 7 P X X	3	3	$(SK_2)\leftarrow (SK_1)\leftarrow (SK_0)\leftarrow (PC)$ $(PC_H)\leftarrow p$ , $(PC_L)\leftarrow 16x+(A)$		×	Calls for the subroutine starting at address $x(A)$ of page p.
CLD CLS CLDS SD RD SZD OSAB OSPA OSPA IAF OGA IAK	า	0 0100	0110	0	4 6	1	1	(PC)←(SK0)←(SK1)←(SK2) Resets interrupt flip-flop	_	×	Returns from interrupt routine to main routine. The interna flip-flop is restored to the value held immediately before the interrupt.
CLD CLS CLDS SD RD SZD OSAB OSPA OSPA IAF OGA IAK		0 0100	0100	0	4 4	1	1	(PC)←(SK0)←(SK1)←(SK2)	-	×	Returns to the main routine from the subroutine.
CLS CLDS SD RD SZD OSAB OSAB OSPA OSE IAS I OFA IAF OGA IAK	s	0 0100	0101	0	4 5	1	1	(PC)←(SK0)←(SK1)←(SK2)	Uncondi- tional skip	х	Returns to the main routine from the subroutine, and unconditionally skips the next instruction.
CLDS SD RD SZD OSAB OSPA OSE IAS I OFA IAF OGA IAK		0 0001			13	1	1	(D)←0	-	х	Clears port D.
SD RD SZD OSAB OSPA OSPA IAF OGA IAK		0 0001			10	1	1	(S)←0 (D)←0	-		Clears port S.
RD SZD OSAB OSPA OSPA IAS i OFA IAF OGA IAK	.03	0 0001	0001	"	• •	۱ ا	١.	(S)←0		^	Clears ports S and D.
SZD OSAB OSPA OSE IAS i OFA OGA IAK		0 0001	0101	0	1 5	1	1	(D (Y)) $\leftarrow$ 1 where Y = 0 $\sim$ 11	-	×	Sets the bit of port D that is designated by register Y.
OFA IAF OGA IAK		0 0001			1 4 2 B	1	1	(D(Y))←0 where Y = 0 ~ 11	- (D(Y))=0 Y=0~11	×	Resets the bit of port D that is designated by register Y Skips the next instruction if the contents of the bit of port D that is designated by register Y and 0.
OFA IAF OGA IAK	AB	0 0001	1011	o	1 B	1	1	$(S_7 - S_4) \leftarrow (B)$ $(S_3 - S_0) \leftarrow (A)$	where_		Output contents of registers A and B to port S.
OFA IAF OGA IAK		0 0001			1 7	1	1	$(S_7 - S_4) \leftarrow \text{through PLA} \leftarrow (A)$			Decords conents of register A by PLA and the result is output to port S.
IAF OGA IAK		0 0000			0 B 5 4	1	1	$(S) \leftarrow (E)$ = 0: $(A) \leftarrow (S_7 - S_4)$	_	×	Outputs contents of register E to port S.  Transfers from port S to register A. The high-order four bits of
IAF OGA IAK		0 1000	0001		i 8 1	1	,	$i=1: (A) \leftarrow (S_3 - S_0)$ $(F) \leftarrow (A)$	_	x	port S are transferred when the value of i in the instruction is 0 or the low-order four bits are transferred when the value of i is 1.
OGA IAK	:Δ	0 1000			B C	1	1	(A)←(F)	_		Transfers the port F input to register A.
		0 1000	0100	0	8 4	1	1	(G)←(A)		х	Outputs contents of register A to port G.
1	F SA	0 0101			57 58 +	1	1	(A)←(K)	(K(j))=0		Transfer the port K input to register A. Skips the next instruction if the jth bit of port K input is 0.
SU RU	F BA K	ì			j 07 06	1	1	(U)←1 (U)←0			Sets port U to 1, Resets port U to 0,
st EI	F SA K K K	0 0000		0	0 5	1	1	(INTE)←1		х	Sets interrupt flag INTE to enable interrupts.
Interrupts	F SA K K K		0101			- 1	- 1				
NOP	F SA K K K	0 0000		0	0 4	1	1	(INTE)0		×	Resets interrupt flag INTE to disabel interrupts.

Symbol	Contents	Symbol	Contents	Symbol	Contents
	4-bit register (accumulator)	CY	1-bit carry flag 1-bit timer 1 overflow flag	К	4-bit port 8-bit port
	4-bit register 8-bit register	1F 2F	1-bit timer 2 overflow flag	INTE	Interrupt enable flag
	8-bit timer overflow register 4-bit register	xx yyyy	2-bit binary variable 4-bit binary variable	INT EXF	Interrupt request signal 1-bit external interrupt flag
X	2-bit register	z	1-bit binary variable 4-bit binary constant	· ,	Shows the direction of data flow. Indicates the contents of register, memory,
Y Z	4-bit register 1-bit register	nnnn	1-bit binary constant 2-bit binary constant	1 °	Exclusive OR
DP PC <sub>H</sub>	7-bit data pointer, combination of registers, X, Y and Z The high-order four bits of the program counter.	ii XXXX	4-bit unknown binary number Timer 1	_ x	Negation. Indicates flag is unaffected by instruction execu-
>C_ >C	The low-order seven bits of the program counter.	1	Timer 2	xy CPS	Label used to indicate the address xxx yyyy Indicate which data pointer and carry flag are ad
SK0	11-bit program counter combination of PC <sub>H</sub> and PC <sub>L</sub> 11-bit stack register	D .	12-bit port 4-bit port	рху	Label used to indicate the address xxx yyyyon page
SK1 SK2	11-bit stack register 11-bit stack register	G	4-bit port	C	Hexadecimal number C + binary number X



## MITSUBISHI MICROCOMPUTER

## M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## **INSTRUCTION CODE LIST**

D8~		0 0000	0 0001	0 0010	0 0011	0 0100	0 0101	0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 0000 1 0111	1 1000 1 1111
D <sub>3</sub> ~\He D <sub>0</sub>	xade	ecimal ong g	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 A	0 B	0 C	0 D	0 E	0 F	10 ~ 17	18~1F B
0000	0	NOP	CLS	SZB 0	SEY 0	LCPS 0	_	XAM 0	BL BML	-	_	A 0	LA 0	LXY 0,0	LXY 1,0	LXY 2,0	LXY 3,0	вм	В
0001	1	BA BMA BLA BMLA	CLDS	SZB 1	SEY 1	LCPS 1	-	XAM 1	BL BML	OFA	-	A 1	LA 1	LXY 0,1	LXY 1,1	LXY 2,1	LXY 1,1	вм	В
0010	2	INY	-	SZB 2	SEY 2		_	XAM 2	BL BML	SNZ1	_	A 2	LA 2	LXY 0,2	LXY 1,2	LXY 2,2	LXY 3,2	вм	В
0011	3	DEY	CLD	SZB 3	SEY 3	AMC	AMCS	XAM 3	BL BML	SNZ2	_	A 3	LA 3	LXY 0,3	LXY 1,3	LXY 2,3	LXY 3,3	вм	В
0100	4	DI	RD	-	SEY 4	RT	IAS 0	TAM 0	BL BML	OGA		A 4	XA 4	LXY 0,4	LXY 1,4	LXY 2,4	LXY 3,4	ВМ	В
0101	5	ΕI	SD	-	SEY 5	RTS	IAS 1	TAM 1	BL BML	T2AB		А 5	LA 5	LXY 0,5	LXY 1,5	LXY 2,5	LXY 3,5	вм	В
0110	6	RU	TEPA	SEAM	SEY 6	RTI	_	TAM 2	BL BML	TVA	-	A 6	LA 6	LXY 0,6	LXY 1,6	LXY 2,6	LXY 3,6	вм	В
0111	7	SU	OSPA	_	SEY 7	_	IAK	TAM 3	BL BML	_	_	A 7	LA 7	LXY 0,7	LXY 1,7	LXY 2,7	LXY 3,7	вм	В
1000	8	_	-		SEY 8	RC	SZK 0	XAMD 0	BL BML	_	-	A 8	LA 8	LXY 0,8	LXY 1,8	LXY 2,8	LXY 3,8	вм	В
1001	9	-	-	_	SEY 9	sc	SZK 1	XAMD 1	BL BML	-	-	A 9	LA 9	∟XY 0,9	LXY 1,9	LXY 2,9	LXY 3,9	ВМ	В
1010	Δ	АМ	TEAB	_	SEY 10	LZ 0	SZK 2	XAMD 2	BL BML	ТАВ2	_	A 10	LA 10	LXY 0,10	LXY 1,10	LXY 2,10	LXY 3,10	ВМ	В
1011	В	0SE	OSAB	SZD	SEY 11	LZ 1	SZK 3	XAMD 3	BL BML	-	_	A 11	LA 11	LXY 0,11	LXY 1,11	LXY 2,11	LXY 3,11	вм	В
1100	С	TYA	ТВА	-	SEY 12	SB 0	RB 0	XAMI 0	BL BML	IAF	-	A 12	LA 13	LXY 0,12	LXY 1,12	LXY 2,12	LXY 3,12	ВМ	В
1101	D	-	TAY	-	SEY 13	SB 1	RB 1	XAMI 1	BL BML	_	_	A 13	LA 13	LXY 0,13	LXY 1,13	LXY 2,13	LXY 3,13	ВМ	В
1110	Ε	-	TAB	-	SEY 14	SB 2	RB 2	XAMI 2	BL BML	_	_	A 14	LA 14	LXY 0,14	LXY 1,14	LXY 2,14	LXY 3,14	ВМ	В
1111	F	СМА	_	szc	SEY 15	SB 3	RB 3	XAMI 3	BL BML	-	_	A 15	LA 15	LXY 0,75	LXY 1,15	LXY 2,15	LXY 3,15	ВМ	В

Note 1. This list shows the machine codes and corresponding machine instructions.  $D_3 \sim D_0$  indicate the low order 4 bits of the machine code and  $D_8 \sim D_4$  indicate the high-order 5 bits. Hexadecimal numbers are also shown that represent the codes. An instruction may consist of one, two ,or three words, but only the first word is listed Code combination indicated with a bar  $\{-\}$  must not be used.


Note 2. Two-Word Instructions

	Second word
BL	1 1xxx yyy
BML	1 0xxx yyyy
ВА	1 1xxx XXXX
ВМА	1 0xxx XXXX

Three-Word Instructions

	Second word	Third word
BLA	0 0111 pppp	1 1xxx XXXX
BMLA	0 0111 pppp	1 0xxx XXXX

Note 3. Relationships for branching by means of branching instructions and subroutine calling instructions.





# M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		0.3~-20	V
VI	Input voltage (ports D and S, and input V <sub>P</sub> )		0.3~-33	V
VI	Input voltage, inputs other than ports D and S, and input V <sub>P</sub>	With respect to V <sub>SS</sub>	0.3~-20	V
Vo	Output voltage, ports D and S		0.3~-33	V
V <sub>0</sub>	Output voltage, other outputs than ports D and S		0.3~-20	V
Pd	Power dissipation	Ta=25°C	1100	mW
Topr	Operating temperature		-10-70	°C
Tstg	Storage temperature		-40~125	°C

## RECOMMENDED OPERATING CONDITIONS (Ta=-10~70°C, unless otherwise noted)

S. verbert	Down		Limits		Linia
Symbol	Parameter	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply voltage	-11	-12	-13	٧
Vss	Supply voltage		0		V
V <sub>P</sub>	Pull-down transistor supply voltage	0		33	V
V <sub>IH</sub>	High-level input voltage, ports S and F	-1.5		0	٧
VIH	High-level input voltage, port D	-1.0		0	V
V <sub>IH</sub> (φ)	High-level clock input voltage	-1.5		0	V
VIL	Low-level input voltage, inputs other than ports D and S	V <sub>DD</sub>		-4.2	٧
VIL	Low-level input voltage, ports D and S	- 33		-4.2	V
V <sub>IL</sub> (φ)	Low-level clock input voltage	V <sub>DD</sub>		V <sub>DD+2</sub>	٧
VoL	Low-level output voltage, ports D and S	- 33		0	<b>&gt;</b>
f (ø)	Internal clock oscillation frequency	300		600	kHz

Note 1.  $V_{LL}(\phi)$  is specified for the maximum  $V_{DD}$  value

## $\textbf{ELECTRICAL CHARACTERISTICS} \ \, (\texttt{T}_{\textbf{a}} = -10 \sim 70 \, ^{\circ}\text{C}, \texttt{V}_{DD} = -12 \lor 10\%, \texttt{V}_{SS} = 0 \lor, \texttt{f}(\phi) = 300 \sim 600 \text{kHz}, \texttt{unless otherwise noted})$

C 1	D	Test conditions		Limits		Unit
Symbol	Parameter	rest conditions	Min	Тур	Max	Onic
VIL	Low-level output voltage, port F		V <sub>DD</sub>		-4.2	V
VoH	High-level output voltage, port D	$V_{DD} = -12V$ , $I_{OH} = -15mA$ , $Ta = 25$ °C	-2.5			V
Vон	High-level output voltage, ports S and F	$V_{DD} = -12V$ , $I_{OH} = -8 \text{ mA (port S)}$ $I_{OH} = -5 \text{ mA (port F)}$ , $T_{a} = 25^{\circ}\text{C}$	-2.5			٧
V <sub>T</sub>	Negative threshold voltage (Schmitt input mask option)	V <sub>DD</sub> =-12V, Ta=25°C	-7		-4	V
V <sub>T+</sub> V <sub>T-</sub>	Hysteresis (Schmitt input mask option).	V <sub>DD</sub> =-12V, Ta=25°C	2		3.5	V
l <sub>I (ø)</sub>	Clock input current	$V_{I(\phi)} = -12V$ , $Ta = 25^{\circ}C$		-20	-40	μА
LiH	High-level input current, port K (with pull-down resistors)	$V_{DD}$ = -12V, $V_{IH}$ =0V, $Ta$ =25°C	50		250	μА
LiH	High-level input current, ports D and S (with pull-down resistors)	$V_P = -33V$ , $V_{IH} = 0V$ , $Ta = 25^{\circ}C$	80		280	μА
Гон	High-level output current, port D (Note 2)	$V_{DD} = -12V$ , $V_{OH} = -2.5V$ , $Ta = 25$ °C			<b>— 15</b>	mΑ
Гон	High-level output current, ports S and F	$V_{DD} = -12V$ , $V_{OH} = -2.5V$ , $Ta = 25^{\circ}C$		i	port F)	mΑ
IOL	Low-level output current, ports D and S	V <sub>OL</sub> =-33V, Ta=25℃			-33	μА
IOL	Low-level output current, port outputs	V <sub>DD</sub> =-12V, Ta=25℃			33	μА
I <sub>DD</sub>	Supply current	V <sub>DD</sub> =-12V, Ta=25℃		21		mΑ
Ci (ø)	Clock input capacitance	V <sub>DD</sub> =X <sub>OUT</sub> =V <sub>SS</sub> , f=1MHz, 25mVrms			10	pF

Note 2. Currents are taken as positive when flowing into the IC (zero signal condition), with the minimum and maximum values as absolute values.


<sup>3.</sup> It is possible to connect up to 5 lines of the port D at maximum ratings (-15mA) or all lines of port S and F at maximum ratings of (-8mA) and (-5mA) respectively.

## MITSUBISHI MICROCOMPUTER

## M58846-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER WITH TWO TIMER/EVENT COUNTER

## **BASIC TIMING**



Note 1. The crosshatch area indicates invalid input

# M58847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER


#### DESCRIPTION

The M58847-XXXSP is a single-chip 4-bit microcomputer fabricated using p-channel aluminum gate ED-MOS technology. It is housed in a 40-pin shrink plastic molded DIL package and provides 25 output lines, 4 input lines, 2 sensing lines and 1 interrupt input. Because of its low power consumption, it is ideal for consumer electronics applications requiring many control signals.

#### **FEATURES**


- Basic machine instructions
  Instruction execution time (for 1 word instructions using a 400kHz clock frequency)
  Memory capacity: ROM
  Single —12V power supply
  Subroutine nesting
  Interrupt function
  Input (port K)
  Output (ports D and P)
  Input/output (port S)
  Sensing input (port T)
  High withstanding voltage and large current output
  Built-in pull-down transistors (ports T, K, D, P, and S,
- Built-in clock generator circuit

mask option)



### **APPLICATIONS**

- VTRs, TVs, cassette decks
- Microwave ovens, air conditioners, heaters, washing machines, home sewing machines
- Office equipment, copying machines, medical equipment
- Educational equipment, electronic games



# M58847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER

## PERFORMANCE SPECIFICATIONS

	Parameter		Performance
Basic machine instructions			. 52
Instruction execution time			15 μs (1-word instructions using a clock frequency of 400 kHz)
Clock frequency			240kHz~400kHz
Memory capacity	ROM		2048 words x 9 bits
метогу сарастсу	RAM		128 words x 4 bits
	К	Input	4 bits x 1
	6	Output	8 bits x 1
Input/output ports	5	Input	4 bits x 1
input/output ports	Р	Output	1 bit x 1
	D	Output	1 bit x 16
	T	Sensing input	1 bit x 2
Subroutine nesting			2 levels (including one level of interrupt)
Clock generator	K	Built-in (externally connected RC circuit or ceramic resonator)	
	I/O withstanding	voltage	-33V
I/O chracteristics of ports	Ports P and S out	tput current	- 8 mA
	Port D output cu	rrent	— 15mA
Supply voltage	V <sub>DD</sub>		- 12V
Supply voltage	Vss		0 V
Device structure			p-channel aluminum gate ED-MOS
Package			40-pin shrink plastic molded DIL package
Power dissipation			10mW (typ)

## PIN DESCRIPTIONS

Pin	Name	Input or output	Function
V <sub>DD</sub>	Supply voltage		
Vss	Supply voltage		V <sub>DD</sub> and V <sub>SS</sub> are the power supply pins. V <sub>DD</sub> should be connected to -12V±10% and V <sub>SS</sub> should be grounded. V <sub>P</sub> is the pull-down supply voltage input for the pull-down transistors (mask options) for ports P, S, and D.
VP	Pull-down voltage input		VP is the pull-down supply voltage hiper to the pull-down translators (mask options) for ports 1, 3, and D.
Vz	Supply voltage detection input	In	This input pin is provided for use in detecting a drop in the supply voltage.
RESET.	Reset input	In	This pin is used to intialize the microcomputer. If it is held high for at least two machine cycles after V <sub>DD</sub> reaches to within 10% of -12V, the reset condition is enabled.
CNVss	CNV <sub>SS</sub> input	In	This pin is not reserved for customer use but should be connected to V <sub>SS</sub> .
X <sub>IN</sub>	Clock input	In	These are the input and output pins for the built-in clock generator. A ceramic resonator element (240~400 kHz)
X <sub>OUT</sub>	Clock output	Out	or RC circuit may be connected to these pins to provide the required oscillation stability.
T <sub>1</sub> , T <sub>0</sub>	Sensing input	In	Sensing input pin
K <sub>3</sub> ~K <sub>0</sub>	Input port K	In	4-bit input port
S <sub>3</sub> ~ S <sub>0</sub>	I/O port S	Voltage volta	
S7~S4	Output port S	Out	$S_7 \sim S_4$ and P comprise an output port $S_3 \sim S_0$ comprise an input/output port
Р	Output port P	Out	
D <sub>15</sub> ~D <sub>0</sub>	Output port D	Out	The individual bits of this 16-bit output port may be set and reset separately.
INT	Interrupt request input	In	This interrupt signal input pin triggers on the input signal edge.



## BASIC FUNCTION BLOCKS Program Memory (ROM)

This 2048 word x 9-bit ROM can be programmed with machine instruction codes in accordance with the customer's specifications. It consists of 16 pages, each containing an address range of  $0\sim127$ .

The page is specified by the upper order 4 bits ( $PC_H$ ) of the program counter.

The address within a particular page is specified by the lower order 7 bits which form a polynomial counter ( $PC_L$ ). When the last address is reached (127), the address wraps around to the 0th address.

The BL instruction is used to branch to a different page than the current page. While the program counter is in reality a polynomial counter, a cross-assembly technique is used to allow the programmer to think of this counter as a normal pure binary counter, for ease in programming.

Page 0 and page 1 are special pages used for subroutine calls. The single-word instruction BM can be used to call a subroutine on page 0 from any arbitrary page. When the BM instruction is executed, the SM flag is set and until any of the BL, BML, RT or RTS instructions are executed, the B and BM instructions are used for functions differing from their normal functions.

Until any of the above listed instructions is executed after an BM instruction execution, the B instruction has the effect of branching to the 1st page and the BM instruction has the effect of branching to the 0th page. The flag SM is reset when the BL, BML, RT, or RTS instruction is executed.

Fig. 1 shows the ROM address map.

### Program Counter (PC)

This counter is used to specify ROM addresses and the sequence of read-out of instructions stored in ROM. The upper 4 bits (PC<sub>H</sub>) are used to specify the page in ROM and the lower 7 bits (PC<sub>L</sub>) of which are a polynomial counter used to specify the address on the specified page.

## Stack Registers (SK<sub>0</sub>, SK<sub>1</sub>)

These registers are used to temporarily store the contents of the PC while executing subroutines or interrupt programs until the program returns to the main routine.

The stack registers are organized in 2 words of 11 bits, allowing 2 levels of subroutine nesting.

## Data Memory (RAM)

This 512-bit (128 words  $\times$  4 bits) RAM is used to store both processing and control data. One RAM word consists of 4 bits with bit manipulation possible over the entire storage area. The 128 words are arranged in 2 file groups  $\times$  4 files  $\times$  16 digits  $\times$  4 bits.

The word addresses for the data RAM are specified by means of the data pointer which consists of 1 bit of the register Z, 2 bits of the register X and 4 bits of the register Y. Fig. 2 shows the RAM address map. There are 8 files  $(F_0 \sim F_7)$  consisting of 16 words of 4 bits, which are convenient as a 16-digit register.

**SINGLE-CHIP 4-BIT MICROCOMPUTER** 

The specification for these file grimps is made by registers  $\boldsymbol{Z}$  and  $\boldsymbol{X}$ .

### Data Pointer (DP)

This register is used to designate RAM addresses as well as bit position for the output port D. The data pointer is a 7-bit register, the uppermost bit of which is register Z which is used to specify the RAM file group, the central 2 bits of which form register X which is used to specify the RAM file, and the lower 4 bits of which form register Y which is used to specify the digit within the file. In addition, when the register Z's bit is 1, register Y is used to specify the bit position for the output port D.

### 4-bit Arithmetic Logic Unit (ALU)

This unit executes 4-bit arithmetic and logical operations by means of a 4-bit adder and related logic circuitry.

## Register A and Carry Flag (CY)

Register A is a 4-bit accumulator that constitutes the basis for arithmetic operations. Data processing operations such as arithmetic and logical operations, data transfer, exchange, conversion, and data input/output are executed by means of this register. The carry flag CY is used to store carry or overflow after execution of arithmetic and logical operations by the arithmetic unit. The carry flag may also be used as a 1-bit flag.




Fig. 1 ROM address map

File	RegisterZ		0											1												
designation	Register X		0					1			-	?		Г	3	3			(	)					3	
File	name	_	F	0		Г	F	,			F	2	_		F	3			F				Г	F	٠,	
Bit de	signation	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0		3	2	1	0
-E.C.	0																									
t designation (Register Y)	1				Г			П			Г							Ĩ								Г
ign	2	-		Г	Г	Г			Г		Г	Γ	Ĭ				П	П								Г
g ge	- 1	_			_										-								Γ			
Digit (F	14 .				Γ						Г															
ă	15				Г				П																	

Fig. 2 RAM address map

## SINGLE-CHIP 4-BIT MICROCOMPUTER

## Registers B, E, and C

Register B is composed of 4 bits and can be used as a 4-bit temporary storage register or for 8-bit data transfer in conjunction with register A. Register E is an 8-bit register which can be used for temporary data storage or as an auxiliary register for input/output port S, and it also has left shift capability. Register C is a 1-bit register, to which the contents of the carry flag can be transferred. It can also be used to perform left shift when linked to register E.

### Interrupt Functions

An interrupt input has been provided to allow the M58847-XXXSP to accept external interrupts. When the input signal changes from low to high, an edge-sensing flag is set, causing the interruption of the normally executed program if the interrupt enable flag is set. When an interrupt is received, the following things occur.

- (1) The program counter and SM flag are saved on each stack,
- (2) The program counter is set to the 0th address on page 2.
- (3) The SM flag and edge-sensing flag are reset.
- (4) The interrupt enable flag is reset.

In the above state the program begins at page 2, address 0, the first address of the interrupt program. The instruction RTI is used to end the interrupt program and return the processor to the main program flow.

Since the SM flag has a single-level stack, one level of

interrupt is possible. The program counter, however, has a two level stack, enabling subroutine nesting of one level after an interrupt uses one of these levels.

The microcomputer can accept an interrupt request in the following conditions.

When not executing a B, BL, BM, BML, LA, LXY, RT, RTS, RTI, DI, or EI instruction or not executing a skip operation and the interrupt enable flag is set.

## **Input/Output Ports**

Ports T, K, S, D, and P may be provided with pull-down transistors as a mask option. Fig. 3 shows the circuits for the input/output ports.

In addition, the contents of the register A are decoded to 8 bits by built-in 8 segment decoder and transferred to register E or port S. The decoder function is fixed and not available in special forms as a mask option. Table 1 shows the decoder function.




Fig. 3 Input/output circuits

Table 1 Decoder function table

Hexadeci-		Register A						Port S o	utput				Display
mal value	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	S,	S <sub>6</sub>	S <sub>5</sub>	S <sub>4</sub>	S <sub>3</sub>	S₂	S <sub>1</sub>	S <sub>0</sub>	
0	0	0	0	0	L	L	н	н	н	Н	н	н	
1	0	0	0	1	L	L	L	L	L	н	Н	L	
2	0	0	1	0	L	н	L	н	н	L	н	н	2
3	0	0	1	1	L	н	L	L	Н	Н	Н	н	3
4	0	1	0	0	L	н	н	L	L	Н	н	· L	4
5	0	1	0	1	L	н	н	L	Н	н	L	н	5
6 ,	0	1	1	0	L	н	н	н	н	Н	L	н	5
7	0	1	1	1	L	L	н	L	L	н	н	Н	Π
8	1	0	0	0	L	н	н	н	н	н	н	н	8
9	1	0	0	1	L	н	н	L	н	н	н	н	9
Α	1	0	1	0	L	н	L	н	Н	Н	L	L	0
В	1	0	1	1	н	L	L	L	L	L	L	L	-
С	1	1	0	0	L	н	Н	Н	н	L	L	н	E
D	1	1	0	1	L	L	н	н	н	L	L	Н	
E	1	1	1	0	L	н	L	L	L	Ĺ	L	L	_
F	1	1	1	1	L	L	L	L	L	L	L	L	Blank

## M58847-XXXSP

#### Reset

The RESET input has been provided to enable initialization of the microcomputer. If the input is kept high for at least two machine cycles after the supply voltage  $\boldsymbol{V}_{\text{DD}}$  reaches to within 10% of -12V, the microcomputer will be reset, enabling the following states.

- (1) The program counter is set to 0 (PC)  $\leftarrow$  0
- (2) Ports S, P and D are turned off (S)  $\leftarrow$  0 (P)  $\leftarrow$  0 (D)  $\leftarrow$
- (3) Flag SM is reset

(SM) ← 0

- (4) The edge-sensing flag is reset
- (5) The interrupt enable flag is reset (INTE) ← 0




Fig. 4 Power-on reset circuit


In addition, when the supply voltage V<sub>DD</sub> is in the range  $-7 \mbox{ }^{\prime} \sim -13.2 \mbox{ }^{\prime} \mbox$ transistor is turned on and the RESET pin is set to the level of  $V_{SS}$ . Even if the  $V_Z$  pin returns to low, the internal transistor will remain turned on until the RESET pin is driven high. By using this function it is possible to sense temporary drops in the supply voltage to allow reset at these times to return to normal operation.

## **Clock Generator Circuits**

A clock generator circuit has been built in to allow control of the frequency by means of an externally connected RC circuit or ceramic resonator. The choice of frequency determining element is made at the time of purchase as a mask option. Circuit examples are shown in Fig. 5~7.

### **Mask Options**

- Port T pull-down transistors
- Port K pull-down transistors
- Port D pull-down transistors
- Port S pull-down transistors
- Port P pull-down transistors
- Oscillation conditions



SINGLE-CHIP 4-BIT MICROCOMPUTER

Fig. 5 External RC circuit




Fig. 6 External ceramic resonator




Fig. 7 External clock circuit

## **Documentation Required upon Ordering**

The following information should be provided when ordering a custom mask.

- (1) M58847-XXXSP mask confirmation sheet
- (2) ROM data

3 EPROM sets

(3) Port D pull-down transistors

On confirmation sheets

(4) Port S pull-down transistors

On confirmation sheets

(5) Port P pull-down transistors

On confirmation sheets

(6) Port T pull-down transistors (7) Port K pull-down transistors On confirmation sheets

(8) Oscillation conditions

On confirmation sheets

On confirmation sheets

# M58847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER

MACHINE INSTRUCTIONS

IVIA	CHIN	EINSTRUCT	TON	<b>ာ</b>	8				
Type of instruc- tion		Instruction code  D <sub>5</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>6</sub>	16mal notation	No, of wor	No. of cycl	Functions	Skip conditions	Flag CY	Description of operation
nsfers	TAB TBA TAY TYA TEAB	0 1011 1001 0 1011 0101 0 1011 1010 0 1011 1010 0 1011 0001	0 B 9 0 B 5 0 B A 0 B 6 0 B 1	1 1 1 1	1 1 1 1 1	$ \begin{split} (A) &\leftarrow (B) \\ (B) &\leftarrow (A) \\ (A) &\leftarrow (Y) \\ (Y) &\leftarrow (A) \\ (E_1 \sim E_1) \leftarrow (B), (E_2 \sim E_0) \leftarrow (A), (C) \leftarrow (CY) \end{split} $	-	× × × ×	Transfers contents of register B to register A. Transfers contents of register A to register B. Transfers contents of register Y to register A. Transfers contents of register Y to register Y. Transfers contents of register A to B to register E and the con- transfers contents of registers A and B to register E and the con-
gister tra	TEPA	0 1011 6000	ово	1	1	$(C) \leftarrow (CY)$ $(E_7 \sim E_0) \leftarrow 8$ -segment decoder $\leftarrow (A)$ , $(C) \leftarrow (CY)$	_	×	tents of the carry flag to register C.  Decodes contents of register A in the 8-segment decoder and transfers result to register E. The contents of the carry flag are
Register-to-register transfers	TXA	0 1111 0101	0 F 5	1	1	$ \begin{array}{c} (X) \leftarrow (A_1 A_0) \\ (Z) \leftarrow (\overline{A_2}) \\ (CY) \leftarrow (\overline{A_3}) \\ (A_1 A_0) \leftarrow (X) \end{array} $	-	0/ <sub>1</sub>	transferred to register.  Transfers the first and second bits of the register A to register X, complement of the third bit to register Z, and complement of the fourth bit to the carry flag CY.  Transfers the contents of register X to the first and second bits
α.						$ \begin{array}{c} (A_2) \leftarrow (\overline{Z}) \\ (A_3) \leftarrow (\overline{CY}) \end{array} $			of register A, complement of the contents of register Z to the third bit of register A, and complement of the contents of the carry flag CY to the fourth bit of register A.
	LXY x,y	0 О1уу уухх	0 4 8 2 4 2 4 4 9 4 9 4 9 4 9 4 9 4 9 4 9 4	1	1	(X) $\leftarrow$ x, where, x= 0 $\sim$ 3 (Y) $\leftarrow$ y, where, y= 0 $\sim$ 15	Written successively	×	Loads value of "x" into register X, and of "y" into Y. When LXY is written successively, the first is executed and successive ones are skipped.
ses	LZ z	0 0000 110z	o o ç̂	1	1	$(Z)\leftarrow z$ , where $z=0$ , 1	-	×	Loads value of "z" into register Z.
ddre	INY	0 1110 0100	0 E 4	1	1	(Y)←(Y)+ 1	(Y)=0	×	Increments contents of register Y by 1, Skips next instruction when new contents of register Y are "0".
RAM addresses	DEY	0 1110 1000	0 E 8	1	1	(Y)←(Y)− 1	(Y)=15	×	Decrements contents of register Y by 1. Skips next instruction when new contents of register Y are "15".
ar.	SADR J	0 1100 00);	0 C J	1	1	i = 0 : specifies the 0th digit of F4 i = 1 : specifies the 0th digit of F5 i = 2 : specifies the 0th digit of F6 i = 3 : specifies the 0th digit of F7		×	During the following instruction cycle only, the 0th digit of the file specified by the immediate field (in the range F4 to F7). The contents of the data pointer remain unchanged.
s	TAM j	0 1010 00]j	OAj	1	1	(A) $\leftarrow$ (M(DP)), (X) $\leftarrow$ (X) $\forall$ j, where, $j=0\sim3$	=	×	Transfers the RAM contents addressed by the active DP to register A. Register X is then "exclusive OR-ed" with the value j in the instruction, and the result stored in register X.
r transfer	XAM j	0 1010 1111	OAC	1	1	(A)++(M(DP)), (X)+-(X) $\forall j$ , where, $j = 0 \sim 3$		×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value j and the result stored in register X.
RAM-accumulator transfers	XAMD j	0 1010 10]]	0 A 8	1	1	$(A) \mapsto (M(DP)), (X) \mapsto (X) \forall j,$ $(Y) \mapsto (Y) = 1$ where, $j = 0 - 3$	(Y) ≔ 15	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value ji in the instruction, and the result stored in register X. The contents of register Y are decremented by 1, and when the result is 15, the next instruction is skipped.
RAM-a	XAMI J	0 1010 01 ) j	0 A 4	1	1	(A) $\leftarrow$ (M(DP)), (X) $\leftarrow$ (X) $\forall$ j, (Y) $\leftarrow$ (Y) + 1 where, j = 0 ~ 3	(Y)=0	×	Exchanges the contents of the RAM and register A. Contents of X are then "exclusive OR-ed" with the value j in the instruction and the result stored in register x. The contents of register Y are incremented by 1, and when the result meets with the marked skip condition, the next instruction is skipped
1	LA n	0 1.000 nnnn	0 8 n	1	1	(A)+-n, where, $n=0\sim15$	Written successively	×	Loads the value n into register A. When LA is written consecutively the first is executed, and successive ones are skipped.
	AM	0 1011 1110	OBE	1	1	(A)←(A)+(M(DP))	_	×	Adds the contents of the RAM to register A. The result is retained in register A, and the contents of flag CY are unaffected.
Arithmetic operation	AMC	0 1011 1100	овс	1	1	(A)←(A)+(M(DP))+(CY), (CY)← Carry	_	0/1	Adds the RAM contents addressed by the active DP and contents of flag CY to register A. The result is stored in register A, and the carry in the active flag CY.
ithmetic	AMCS A n	0 1011 1101 0 1001 nnnn	0 B D	1	1	(A) $\leftarrow$ (A)+(M(DP))+(CY), (CY) $\leftarrow$ Carry (A) $\leftarrow$ (A)+n. where, n = 0 - 15	Carry = 1 A carry is not produced and = 0	0/ i	Adds the contents of the RAM and flag CY to register A. The result is stored in register A and the carry in the CY, but the next instruction is skipped when a carry is produced.  Adds value n in the instruction to register A. The contents of
Ą	sc	0 0000 0110	006	1	1	(CY)←1	n <b>≠ 6</b>	1	flag CY are unaffected and the next instruction is skipped if a carry is not produced, except when n=6.  Sets active flag CY.
	RC SZC	0 0000 0101	005	1	1	(CY)←0 (CY)=0?	- (CY)= 0	0 ×	Resets active flag CY. Resets active flag CY. Skips next instruction when contents of the active flag CY are 0.
	CMA	0 1011 0111	0 B 7	1	1	(A)←(Ā)	_	×	Stores complement of register A in register A.
۔	SB j	0 0001 0011	0 1 j	1	1	$(Mj(DP))\leftarrow 1$ , where, $j=0-3$	-	×	Sets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction).
eration	RB j	0 0001 01 ] ]	014	1	1	$(Mj(DP))\leftarrow 0$ , where, $j=0\sim 3$	-	×	Resets the jth bit of the RAM addressed by the active DP (the bit designated by the value j in the instruction).
Bit opera	SZB j	0 0001 10]]	018	1	1	(Mj(DP))=0 ?, where, j=0 $\sim 3$	(M <sub>I</sub> (DP))=0	×	Skips next instruction when the contents of the jth bit of the RAM addressed by the active DP (the bit which is designated by the value j in the instruction) are 0.
ares	SEAM	0 1011 1111	OBF	1	1	(M(DP))=(A)?	(M(DP))=(A)	×	Skips next instruction when contents of register A are equal to the RAM contents addressed by the active DP.
Compares	SEY y	О ОО1О уууу	0 2 y	1	1	$(Y) = y$ ?, where, $y = 0 \sim 15$	(Y)=y		Skips next instruction when the contents of register Y are equal to the value y in the instruction.
	Вху	1 1xxx yyyy	1 8 y	, '	2	(PCL) $\leftarrow$ 16x+y, where, (SM) = 0			Jumps to address xy of the current page.
Jumps			•			(PCH)← 1 (PCL)←16x+y, where, (SM)= 1		×	Jumps to address xy on page 1 when executed, provided that none of instructions RT, RTS, BL or BML, was executed after execution of instruction BM.
	BL pxy	O 0011 pppp 1 1xxx yyyy	03p 18y + x	2	3	(PCH)←p, (SM)←0 (PCL)←16x+y	_	×	Jumps to address xy of page p.
							<del></del>		



# MITSUBISHI MICROCOMPUTERS M58847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER

	,			<b>-</b> ΰ.	8		_		
Type of instruc-	. Mne-	Instruction code		of wor	of cycl	Functions	Skip conditions	λofi	Description of operation
tion	monic	D <sub>8</sub> D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	16mal notation	Š	ŏ		Conditions	Flag	
alls	ВМ ху	1 Oxxx yyyy	1 x y	1	2	$(SK_1)\leftarrow (SK_0)\leftarrow (PC)$ , where, $(SM)=0$ $(PC_M)\leftarrow 0$ , $(PC_L)\leftarrow 16x+y$ , $(SM)\leftarrow 1$			Calls for the subroutine starting at address xy on page 0.
Subroutine calls						$(PO_H) \leftarrow 0$ $(PO_L) \leftarrow 16x + y$ , where, $(SM) = 1$		×	Jumps to address xy of page 0 provided that none of instructions RT. RTS, BL or BML, was executed after the execution of instruction. BM.
	BML pxy	O O O 1 1 pppp 1 O x x x y y y y	03p 1x.y	2	3	$(SK_1) \leftarrow (SK_0) \leftarrow (PC)$ $(PC_H) \leftarrow p, (PC_L) \leftarrow 16x + y, (SM) \leftarrow 0$	MAN A	×	Calls for the subroutine starting at address xy of page p.
Program returns	RT RTS	0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 0	0 1 F 0 1 E	1	2	$ \begin{array}{l} (PC) \leftarrow (SK_0) \leftarrow (SK_1), \ (SM) \leftarrow 0 \\ (PC) \leftarrow (SK_0) \leftarrow (SK_1), \ (SM) \leftarrow 0 \end{array} $	Unconditional skip	×	Returns to the main routine from the subroutine. Returns to the main routine from the subroutine, and unconditionally skips the next instruction.
Interrupts	EI DI RTI	0 0000 1011 0 0000 1010 0 0001 1101	0 0 B 0 0 A 0 1 D	1 1	1 1 2	$ \begin{array}{l} (INTE) \leftarrow 1 \\ (INTE) \leftarrow 0 \\ (PC) \leftarrow (SK_0) \leftarrow (SK_1), \ (SM) \leftarrow (SM_0) \end{array} $	<u>-</u> - -	× × ×	Sets interrupt flag INTE to enable interrupts. Resets interrupt flag INTE to disable interrupts. Returns from interrupt routine to main routine. The internal subroutine mode flag is restored to the value held immediately before the interrupt.
	SD	0 0000 1111	0 O F	1	1	$(D(Y)) \leftarrow 1$ , where, $(Z) = 1$	-	×	Sets the bit of port D, that is designated by register Y, when the contents of register Z are 1.
ĺ	RD	0 0000 1110	00E	1	1	$(D(Y)) \leftarrow 0$ , where, $(Z) = 1$	_	×	Resets the bit of port D, that is designated by register Y, when the contents of register Z are 1.
Į.	OSAB	0 1011 0011	0 B 3	1	1	$(S_7 \sim S_4) \leftarrow (E_7 \sim E_4) \leftarrow (B), (P) \leftarrow (C) \leftarrow$ $(CY), (S_3 \sim S_0) \leftarrow (E_3 \sim E_0) \leftarrow (A)$	-	×	Output contents of registers. A and B to port S., and the contents of the carry flag to port P.
nput/output	OSPA	0 1011 0010	0 B 2	1	1	$(S_7 - S_6) \leftarrow (E_7 - E_6) \leftarrow (A)$ $(S_7 - S_6) \leftarrow (E_7 - E_6) \leftarrow (A)$ $\leftarrow (A)$ , $(P) \leftarrow (C) \leftarrow (CY)$	_	×	Decodes contents of register A by 8 segment decoder and the result is output to port S. and output the contents of the carry flag to port P
t/ou	OSE	0 1111 0010	0 F 2	1	1	$(S_1 \sim S_0) \leftarrow (E_1 \sim E_0), (P) \leftarrow (C)$	_	×	Outputs contents of registers E and C to ports S and P.
ndul	SHFT	0 0000 1000	008	1	1	$(E_n)\leftarrow (E_n-1), (E_0)\leftarrow (C)\leftarrow (CY)$	_	×	Links register E and register C and shifts left. The contents of register C are shifted into the least significant bit of register E and the contents of the flag CY are shifted into register C. The
I	IAS	0 1111 1000	0 F 8	1		$(A) \leftarrow (S_3 \sim S_0)$	-	×	most significant bit of register E is lost. Transfers the 4 lower order bits of port S to register A.
1	IAK SZTO	0 1011 1000	0 B 8	1	1	$(A) \leftarrow (K_3 \sim K_0)$ $T_0 = 0 ?$	T <sub>0</sub> = 0	×	Transfers the 4 bits of port K to register A.
1	SZT1	0 0000 0100	004	1	1	$T_1 = 0$ ?	T <sub>1</sub> = 0	×	Skips the next instruction if the sensing input T <sub>0</sub> is low.  Skips the next instruction if the sensing input T <sub>1</sub> is low.
1	CLDS	0 0000 0111	007	1	1	(D)←0, (S)←0, (P)←0		×	Clears ports D, S and P
Misc	NOP	0 0000 0000	000	1	1	(PC)←(PC)+ 1	-	×	No operation.

Symbol	Contents	Symbol	Contents	Symbol	Contents
A B C E X Y Z DP C PC PC SK₀	4-bit register (accumulator) 4-bit register 8-bit register 8-bit register 8-bit register 4-bit register 1-bit register 1-bit register 7-bit data pointer, combination, of registers, XY and Z The high-order four bits of the program counter. The low-order seven bits of the program counter. 11-bit program counter, combination of PCH and PCL 11-bit tack register	K S	11-bit stack register 1-bit carry flag 2-bit binary variable 4-bit binary variable 1-bit binary variable 4-bit binary constant 2-bit binary constant 16-bit port 4-bit port 8-bit port 1-bit port	( ) ∀ 	Indicates contents of the register, memory, etc. Exclusive OR Negation Indicates flag is unaffected by instruction execution Label used to indicate the address xxxyyyy Label used to indicate the address xxxyyyy page ppp. Hexadecimal number C + binary number x.  1-bit subroutine mode flag 1-bit subroutine mode flag save register Interrupt enable flag

# M158847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER

## LIST OF INSTRUCTION CODES

D <sub>8</sub> ~	D4	0 0000	0 0001	0 0010	0 0011	0 0100	0 0101	0 0110	0 0111	0 1000	0 1001	0 1010	0 1011	0 1100	0 1101	0 1110	0 1111	1 0000 1 0111	1 1000 1 1111
Hex	adec atio	imal n 0 0	0 1	0 2	0 3	0 4	0 5	0 6	0 7	0 8	0 9	0 A	0 в	0 C	0 D	0 E	0 F	10~17	18~1F
0000	0	NOP	SB 0	SEY 0	BL BML	LXY 0, 0	LXY	LXY	LXY 0, 12	LA 0	A 0	TAM 0	TEPA	SADR 0	_	_	_	ВМ	В
0001	1	SZT0	SB 1	SEY 1	BL BML	LXY	LXY	LXY	LXY	LA 1	A 1	TAM 1	TEAB	SADR 1	_			вм	В
0010	2	szc	SB 2	SEY 2	BL BML	LXY 2, 0	LXY 2, 4	LXY 2, 8	LXY 2, 12	LA 2	A 2	TAM 2	OSPA	SADR 2	_	_	OSE	вм	В
0011	3	-	SB 3	SEY 3	BL BML	LXY 3, 0	LXY	LXY	LXY 3, 12	LA 3	A 3	TAM 3	OSAB	SADR 3	,		_	вм	В
0100	4	SZT1	RB 0	SEY 4	BL BML	LXY	LXY	LXY	LXY	LA 4	A 4	XAMI 0	_		and the second	INY	_	ВМ	В
0101	5	RC	RB 1	SEY 5	BL BML	LXY	LXY	LXY	LXY	LA 5	A 5	XAMI 1	ТВА	_	_	_	TXA	ВМ	В
0110	6	sc	RB 2	SEY 6	BL BML	LXY 2, 1	LXY 2, 5	LXY 2, 9	LXY 2, 13	LA 6	A 6	XAMI 2	ТҮА	_	_	_	_	ВМ	В
0111	7	CLDS	RB 3	SEY 7	BL BML	LXY 3, 1	LXY	LXY 3, 9	LXY 3, 13	LA 7	A 7	хамі 3	СМА	_		_	_	ВМ	В
1000	8	SHFT	SZB 0	SEY 8	BL BML	LXY 0, 2	LXY	LXY	LXY	LA 8	A 8	XAMD 0	IAK	_	_	DEY	IAS	ВМ	В
1001	9	-	SZB 1	SEY 9	BL BML	LXY	LXY	LXY	LXY	LA 9	A 9	XAMD 1	ТАВ	_			TAX	ВМ	В
1040	A	DI	SZB 2	SEY 10	BL BML	LXY 2, 2	LXY	LXY 2, 10	LXY 2, 14	LA 10	A 10	XAMD 2	TAY	_	_	_	_	вм	В
1011	В	EI	SZB 3	SEY 11	BL BML	LXY	LXY	LXY 3, 10	LXY 3, 14	LA 11	A 11	XAMD 3	_	-	_	_		ВМ	В
1100	С	LZ 0		SEY 12	BL BML	LXY	LXY	LXY	LXY 0, 15	LA 12	A 12	XAM 0	AMC	_	_		-	ВМ	В
1101	D	LZ 1	RTI	SEY 13	BL BML	LXY	LXY	LXY	LXY	LA 13	A 13	XAM 1	AMCS	_		_	_	ВМ	В
1110	Ε	RD	RTS	SEY 14	BL BML	LXY 2, 3	LXY 2 , 7	LXY 2, 11	LXY 2, 15	LA 14	A 14	XAM 2	АМ		_	_	_	ВМ	В
1111	F	SD	RT	SEY 15	BL BML	LXY	LXY	LXY 3, 11	LXY 3, 15	LA 15	A 15	XAM 3	SEAM	_	_		_	вм	В

# M58847-XXXSP

## SINGLE-CHIP 4-BIT MICROCOMPUTER

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Limits	Unit
V <sub>DD</sub>	Supply voltage		0.3~-18	V
VI	Input voltage, Port S and VP		0.3~-35	V
VI	Input voltage, other than port S (Note 1)	With respect to V <sub>SS</sub> (output transistors cutoff)	0.3~-18	Ÿ
Vo	Output voltage, ports S, P, and D		0.3~-35	V
V <sub>0</sub>	Output voltage, other than ports S, P and D		0.3~-18	V
Pd	Power dissipation	Ta = 25°C	1000	mW
Topr	Operating temperature		<b>− 10 ~ 70</b>	°C
Tstg	Storage temperature		<b>−40</b> ~ 125	°C

Note 1.  $V_{I(\phi)}=1.1\sim-35V$  for use of ceramic resonater

## RECOMMENDED OPERATING CONDITIONS (Ta = -10 ~ 70°C, unless otherwise noted)

Country of	2		Unit			
Symbol	Parameter	Min	Nom	Max	Unit	
V <sub>DD</sub>	Supply voltage	-10.8	-12	-13.2	V	
V <sub>SS</sub>	Supply voltage		0		V	
V <sub>IH</sub>	High-level input voltage, ports T and K and RESET inputs	-1.5	-1.0	0	V	
VIH	High-level input voltage, port S, INT and V <sub>Z</sub> inputs	-0.4		0	V	
V <sub>IH</sub> (ø)	High-level clock input voltage	-0.9		0	V	
VIL	Low-level input voltage, ports T and K and RESET inputs	V <sub>DD</sub>		-6	V	
VIL	Low-level input voltage, INT and V <sub>Z</sub> inputs	V <sub>DD</sub>		-4	٧	
VIL	Low-level input voltage, port S input	-33		-4	V	
V <sub>IL</sub> (φ)	Low-level clock input voltage for external clock	V <sub>DD</sub>		V <sub>DD</sub> +2	V	
VoL	Low-level output voltage, Ports S, P and D	-33		0	V	
f (ø)	Internal clock oscillation frequency	240	300	400	kHz	

## **ELECTRICAL CHARACTERISTICS** ( $V_{DD} = -12V \pm 10\%$ , $V_{SS} = 0V$ , $f(\phi) = 300$ kHz, unless otherwise noted)

Constant	December	Taxana Prince		Unit		
Symbol	Parameter	Test conditions	Min	Nom	Max	Onit
V <sub>OH</sub>	High-level output voltage, port D	$V_{DD} = -12V$ , $I_{OH} = -15$ mA Ta = 25°C	-2.5			٧
V <sub>OH</sub>	High-level output voltage, ports S and P	$V_{DD} = -12V, I_{OH} = -8 \text{ mA}$ $Ta = 25^{\circ}C$	-2.5			V
LiH	High-level input current, ports T and K inputs	$V_{DD} = -12V, V_{IH} = 0V$ $Ta = 25$ °C	80		490	μΑ
l <sub>IH</sub>	High-level input current, RESET input	$V_{DD} = -12V, V_{IH} = 0V,$ $Ta = 25^{\circ}C$	20		1 20	μΑ
LIL	Low-level input current, ports T and K, RESET and INT inputs	$V_{DD} = -12V$ , $V_{IL} = -12V$ , Ta = 25°C			12	μΑ
Гон	High-level output current, ports S, P and D	$V_{DD} = -12V$ , $V_{P} = -12V$ , $V_{OH} = 0V$ , $T_{0H} = 25^{\circ}C$ with output transistors cutoff	80		560	μΑ
loL	Low-level output current, ports S, P and D	$V_{DD} = -12V$ , $V_{P} = -12V$ , $V_{OL} = -12V$ , $T_{A} = -25^{\circ}C$ with output transistors cutoff			— 12	μΑ
Ιι(φ)	Clock input current	$V_{DD} = -12V, V_{I(\phi)} = -12V$ $Ta = 25^{\circ}C$			<b>— 10</b>	μΑ
IDD	Supply current	$V_{DD} = -12V$ , $Ta = 25^{\circ}C$ , with input and output pins open		-0.9	-3.4	mΑ

Note 1. Currents are taken as positive when flowing into the IC (zero-signal condition), with the minimum and maximum values as absolute values.

<sup>2.</sup> Total sum of high-level output current of port D must be under 75 mA.

## SINGLE-CHIP 4-BIT MICROCOMPUTER

## INPUT/OUTPUT INSTRUCTION TIMING

Pin	Machine cycle Signals	Mi- 2	Mi- 1	Mi	Mi+ 1	Mi+2
Port D outputs	$D_{15} \sim D_0$					X
Port S outputs	S,~S <sub>0</sub>				X	
Ports S inputs	S <sub>3</sub> ~ S <sub>0</sub>		<b>X</b>		<b>X</b> XXXXXXX	
Port P output	P				X	
Port K inputs	K₃~K₀		XXXXXXX <b>X</b>		<b>X</b>	
Port T inputs	T 1 ~ T 0	XXXXXXX <b>X</b>		<b>X</b> XXXXXXX		

Note 1. The above timing relationships apply for the case of an instruction executed at the  $M_i$ th machine cycle.

<sup>2.</sup> The crosshatched area indicates invalid input.