Petascale to Exascale Extending Intel's HPC Commitment

Kirk Skaugen

Vice President, Intel Corporation General Manager, Data Center Group





Congratulations Prof. Dr. Meuer on the 25th Anniversary of ISC



25 Years Also = Intel Beginnings in HPC: "The Cosmic Cube"




Scalable from 32 to 128 nodes

- Intel 80286 microprocessor
- Intel 80287 math coprocessor
- 512K RAM local memory
- Ethernet-connected hypercube
- Peak performance of 3.2 MFLOPS






A Rich History of Silicon and Software Innovation for HPC



Other names and brands may be claimed as the property of others

Intel Top 500 Market Adoption

Intel in Top 500 Supercomputers



Value Proposition: Volume economics IA programming model Robust ecosystem

Moore's Law

...the number of transistors on a chip will double about every two years...

Performance for serial and parallel applications


More cores, threads and performance at similar to lower power levels

Transformed the Economics of HPC

But can Moore's Law continue?

102 103 104. Imente per Integrated Ciri

Moore's Law: Alive and Well at Intel




Intel Innovation-Enabled Technology Pipeline is Full



Still an Insatiable Need for Computing

Climate Simulation





High Performance Micro-Architecture for PetaScale Deployments







Intel[®] Xeon[®] 7500





Source: Intel Internally measured results 15 January 2010. Each bar represents the score or estimated score of best measured/estimated results on the geometric mean of internal benchmarks (server-side Java*, integer throughput, floating-point throughput, ERP, and OLTP). Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hard/ware or software design or configuration may affect actual performance. Performance tests and ratings are measured using specific computer systems and/or components stand reflect the approximate performance of Intel products as measured by difference in system hard/ware or software of software or software ore sof

Relative performance is calculated by assigning a baseline value of 1.0 to one benchmark result, and then dividing the actual benchmark result for the baseline platform into each of the specific benchmark results of each of the other platforms, and assigning them a relative performance inspected multiple of the specific benchmark results of each of the other platforms, and assigning them a relative performance number that correlates with the performance improvements reported.



Jean Gonnord

Program Director for Numerical Simulation & Computer Sciences

CEA DAM





TERA 100



energie atomique • energies alternatives

First petaflop/s computer ever designed and built in Europe

Jean Gonnord

Chef de Projet Simulation numérique

CEA/DAM

Jean Philippe Nominé

Chargé d'affaire HPC Member of PRACE Technical Board

CEA/DAM

May 27th 2010



Four weeks ahead of initial planning

A significant industrial success

TERA 100 a machine of world records

Bull

E

1.25 Petaflop/s peak 4300 nodes 140 000 cores, Intel Xeon® 7500 serice QDR Infiniband interconnect

Open source software stack

20 PB disk storage 500 GB/s bandwidth

300 TB memory

to the global file system


Beside the records,


TERA 10

a production machine, with high level of reliability, for CEA strategic needs


TERA 100 a step on the CEA roadmap


CEA : a major actor in the HPC field





Numerical simulation is an essential tool





CEA/DAM has the operational responsibility of implementing this roadmap

TERA 100 a great thank to INTEL

With a special mention to Richard Dracott

For delivering us on schedule the 18000 NEHALEM-EX chips

For giving us the opportunity of this presentation

Join us tomorrow at 1pm at BULL booth 320 for a drink

We will begin to prepare the future of European HPC with you







energie atomique • energies alternatives

The Next Generation Xeon Processor Sandy Bridge "Tock"



 Significantly greater performance with higher core-count & Intel[®] Hyper-threading Technology

 2x Flops / clock peak using new AVX instructions

Making Petascale Widely Available for Leading Science



Petascale Programming Challenges



Irregular Patterns and Data Structures


Scale to Multi-Core \rightarrow Hard Scale to Many-Core \rightarrow Harder

Increasing number of cores & threads Vector instructions



IA Programming Flexibility





Programming choices and standards for range of parallel efficiency



Simplifying Software Development: Intel[®] Software Development Tools



Tools to preserve your source code investments



Parallel Programming Education



2K universities in 88 countries 4K faculty trained 320K students trained


intel.com/thinkparallel



Exascale: The Next Frontier

Challenges

- Power energy / operation of computation, data transport, memory
- Threading software to millions/billions of threads
- Memory/Storage capacity and bandwidth
- Managing high-node count systems in the existence of failures (MTBF)
- Affordability



Intel committed to solving the challenges of Exascale



Intel Co-Sponsored HPC Labs in Europe Introducing Today ExaTec Lab, Paris ExaCluster Lab, Jülich ÜLICH GENCI intel intel PARTEC Performance and scalability **Exascale cluster scalability** of Exascale applications and reliability

Advancing Exascale Computing on Intel Architecture



Other names and brands may be claimed as the property of others

Dr. Pradeep Dubey

Senior Principal Engineer IEEE Fellow

Director of the Throughput Computing Lab, Intel Labs


int_{el}

ILL⁰




Intel's Many-Core Research Program







Application-Driven Architecture Research




Constantly Evaluating Options for All Workloads



Intel Labs Parallel Computing Research

Research Processors from Intel Labs



Tera-scale Research Processor Mar 2007


Single Chip Cloud Computer Dec 2009





Intel Labs Parallel Computing Research

Research Processors from Intel Labs



Tera-scale Research Processor _{Mar 2007}

Single Chip Cloud Computer Dec 2009



1999 - 2006


Origination of Intel's multi-core explorations Coming Challenges in Microarchitecture and Architecture "Era of Tera" Keynote at Intel Developer Forum Recognition, Mining , Synthesis Moves Computers to the Era of Tera Hundreds of Cores: Scaling to Tera-scale Architecture Few Cores to Many: A Tera-scale Computing Research Overview

2007

Demonstration of Intel experimental 80-core processor "Ct" language proposal for Tera-scale Architectures Intel[®] C++ STM Compiler Prototype release Integration Challenges and Tradeoffs for Tera-scale Architectures Package Technology to Address the Memory Bandwidth Challenge for Tera-scale Computing Runtime Environment for Tera-scale Platforms Architectural Support for Fine-Grained Parallelism on Multi-core Datacenter-on-Chip Architectures: Tera-scale Opportunities and Challenges in Intel's Manufacturing Environment Media Mining—Emerging Tera-scale Computing Applications High-Performance Physical Simulations on Next-Generation

Intel Labs Parallel Computing Research

Research Processors from Intel Labs



Tera-scale Research Processor _{Mar} 2007

Single Chip Cloud Computer Dec 2009



Architecture with Many Cores

Demonstrated Intel McRT ("Manycore Runtime") 11 Issue 03

Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors

Physical Simulation for Animation and Visual Effects: Parallelization and Characterization for Chip Multiprocessors

Scaling performance of interior-point method on large-scale chip multiprocessor system

2008


Second Life and the New Generation of Virtual Worlds Larrabee: A Many-Core x86 Architecture for Visual Computing Atomic Vector Operations on Chip Multiprocessors Efficient Implementation of Sorting on Multi-Core SIMD CPU Arch Convergence of Recognition, Mining, and Synthesis Workloads and Its Implications

Accelerating Video-Mining Applications Using Many Small, General-Purpose Cores

2009

Mapping High-Fidelity Volume Rendering for Medical Imaging Level, GPU and Many-Core Architectures

From Research to Realization. Announcing...




Intel® Many ntegrated Соге Architecture

The Newest Addition to the Intel Server Family. Industry's First General Purpose Many Core Architecture



Intel[®] MIC Architecture: An Intel Co-Processor Architecture



Many cores and many, many more threads Standard IA programming and memory model



Knights Ferry




- Software development platform
- Growing availability through 2010
- 32 cores, 1.2 GHz
- 128 threads at 4 threads / core
- 8MB shared coherent cache
- 1-2GB GDDR5
- Bundled with Intel HPC tools

Software development platform for Intel® MIC architecture



Intel[®] MIC Architecture Programming

Single Source



Common with Intel® Xeon®

- Languages
- C, C++, Fortran compilers
- Intel developer tools and libraries
- Coding and optimization techniques
- Ecosystem support

Eliminates Need for Dual Programming Architecture



Knights Ferry Demo





11/09: Leading performance SGEMM (>1 Teraflop) 11/09: Leading performance SpMVM Today: Leading performance LU (>½ Teraflop)



Other names and brands may be claimed as the property of others

The Knights Family

Future Knights Products


Knights Corner 1st Intel[®] MIC product 22nm process

>50 Intel Architecture cores

Knights Ferry







Sverre Jarp

Chief Technical Officer CERN Openlab




Other names and brands may be claimed as the property of others



CERN's Large Hadron Collider

- LHC is 27 km in circumference, 100 m underground, and operates at 1.9° Kelvin
- It has now been up and running since November 2009
- World record in beam energy
 - 3.5 T achieved as of 30 March
 - By now (May 2010): Over 1'000'000'000 events recorded

Four experiments, with detectors as 'big as cathedrals': ALICE ATLAS CMS LHCb








World-wide LHC Computing Grid

Largest Grid service in the world !


• Almost 160 sites in 34 countries

• More than 200'000 IA processor cores (w/Linux)

• 20% at CERN



Data Handling and Computation for Physics Analysis



Summary

- At Intel, Moore's Law is alive and well
- Sandy Bridge & AVX drives Xeon family on a new FP trajectory

Broad new Intel Supercomputing investments:

- New: Exascale lab with FZ Jülich, Partec, Intel
- New: Intel[®] Many Integrated Core (MIC) architecture
- New: Heterogeneous IA HPC tools to simplify road to Exascale
- New: Knights family of co-processors
 - Knights Ferry software development platform
 - Knights Corner product targeting 22nm and >50 Intel Architecture cores



Ente