

Intel® Atom™ Processor Z6xx Series

Datasheet

For the Intel® Atom™ Processor Z670 on 45-nm Process Technology

April 2011

Revision 001

Document Number: 325310-001

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The Intel® Atom™ Processor Z670 component may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

For Enhanced Intel SpeedStep® Technology : See the Processor Spec Finder at http://ark.intel.com or contact your Intel representative for more information

Intel, Intel Atom and the Intel logo are trademarks of Intel Corporation in the U. S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2011 Intel Corporation. All rights reserved.

Contents

Figures

Tables

Revision History

The datasheet describes the architecture, features, buffers, signal descriptions, power management, pin states, operating parameters, and specifications for the Intel® Atom™ Processor Z670 (Core Processor and North Complex).

Intel® Atom™ Processor Z670 is the next generation low power IA-32 processor that is based on the new re-partitioning architecture targeted for tablets and sleek netbooks. The main components of Intel® Atom™ Processor Z670 are: an IAcompatible processor core derived from the Intel® Atom™ processor, a single-channel 32-bit DDR2 memory controller, a 3-D graphics engine, video decode engines, a 2-D display controller, a cDMI interface link to the Intel® SM35 Express Chipset, and an LVDS interface to support a primary display interface link. An additional cDVO interface is used for pixel data to the Intel® SM35 Express Chipset.

Throughout this document, the Intel® Atom™ Processor Z670 is referred as the processor and Intel® SM35 Express Chipset is referred to as the chipset.

1.1 Processor Features

The following list provides some of the key features on this processor:

- Supports Intel® Hyper-Threading Technology
- 2-wide instruction decode and in-order execution
- 512 KB, 8 way L2 cache
- Support for IA 32-bit architecture
- FCMB3 packaging technology
- Thermal management support using TM1 and TM2
- On die Digital Thermal Sensor (DTS) for thermal management support using Intel® Thermal Monitor 1 (TM1) and Intel® Thermal Monitor 2 (TM2)
- Advanced power management features including Enhanced Intel® SpeedStep® **Technology**
- Supports C0/C1(e)/C2(e)/C4(e) power states
- Intel Deep Power Down Technology (C6)

1.2 Interfaces

1.2.1 System Memory Support

- • One channel of DDR2 memory
- 32-bit data bus
- Memory DDR2 transfer rates of 800 MT/s
- Supports 1 Gb, and 2 Gb devices
- Supports total memory size of 1 GB, and 2 GB
- Provides aggressive power management to reduce power consumption when idle
- • Provides proactive page closing policies to close unused pages

1.2.2 Display Controller

- Seven display planes: Display Plane A, Display Plane B, Display C/sprite, Overlay, Cursor A, Cursor B, and VGA
- Display Pipe A: Supports LVDS display interface
- Display Pipe B: Supports HDMI via chipset
- Maximum resolution (LVDS display):
	- $-$ 1366 x 768 @ 18 bpp and 60 fps
- Supports 18 bpp
- Supports Non-Power of 2 Tiling
- Output pixel width: 24-bit RGB
- Supports NV12 video data format
- Supports 3 x 3 panel fitter
- Dynamic Power Saving Technology (DPST) 3.0
- Support 16 x 256 byte tile size
- Supports overlay
- • Supports global constant alpha blending

1.2.3 cDMI

- Peak raw BW of cDMI link per direction = 400 MT/s using a quad-pumped 8-bit transmit and an 8-bit receive data bus
- Supports low power management schemes
- Supports CMOS interface

1.2.4 cDVO

- • Peak raw BW of 800MT/s
- Supports low power management schemes
- • Supports AGTL+ interface

1.2.5 LVDS

- Maximum resolution (internal display) of:
- 1366 x 768 @ 18 bpp and 60 fps
- Dot clock range from 20–83 MHz
- Four differential signal pairs: Three data pairs (up to 581 Mbps on each data link) and one clock pair
- Supports 18 bpp packed and 18 bpp loosely packed pixel formats
- • Supports 24 bpp with a limited number of validated panels.

1.3 Terminology

Introduction

1.4 Reference Documents

NOTES:

1. Contact your Intel representative for the latest revision and document number of this document.

§

2 Signal Descriptions

This chapter describes the processor signals. They are arranged in functional groups according to their associated interface or category. The following notations are used to describe the signal type.

Table 2-1. Signal Types

Table 2-2. Buffer Types

2.1 Signal Description

This section provides a detailed description of Processor signals. The signals are arranged in functional groups according to their associated interface.

2.1.1 System Memory Interface

2.1.2 cDMI Interface

Table 2-4. cDMI Interface Signal

2.1.3 cDVO Interface

2.1.4 LVDS Display Port Interface

Table 2-6. LVDS Display Port Interface Signals

2.1.5 LGI/LGIe (Legacy) Signals

Table 2-7. LGI/LGIe Legacy Signals

2.1.6 Debug and Miscellaneous Signals

Table 2-8. Debug and Miscellaneous Signals

2.1.7 Power Signals

Table 2-9. Power Signals

§

Processor supports fine grain power management by having several partitions of voltage islands created through on-die power switches. The Intel® Smart Power Technology (Intel® SPT) software determines the most power efficient state for the platform at any given point in time and then provides guidance to turn ON or OFF different voltage islands on processor. For the scenario where Intel® SPT has directed the processor to go into an Intel® SIT idle mode, the processor waits for all partitions with shared voltage to reach a safe point and then turns them off.

3.1 Processor Core Low Power Features

When the processor core is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, higher C-states have longer exit and entry latencies.

Figure 3-1 shows the thread low power states. [Figure 3-2](#page-18-1) shows the package low power states.

Note: STPCLK#, DPSLP#, and DPRSTP are internal signals only.

Figure 3-2. Package Low Power States

3.1.1 Cx State Definitions

• **C0 State—Full On**

This is the only state that runs software. All clocks are running and the processor core is active. The processor can service snoops and maintain cache coherency in this state. All power management for interfaces, clock gating, are controlled at the unit level.

• **C1 State—Auto-Halt**

The first level of power reduction occurs when the core processor executes an Auto-Halt instruction. This stops the execution of the instruction stream and greatly reduces the core processor's power consumption. The core processor can service snoops and maintain cache coherency in this state. The Processor North Complex logic does not distinguish C1 from C0 explicitly.

• **C2 State—Stop Grant**

The next level of power reduction occurs when the core processor is placed into the Stop Grant state. The core processor can service snoops and maintain cache coherency in this state. The North Complex only supports receiving a single Stop Grant.

Entry into the C2 state will occur after the core processor requests C2 (or deeper). C2 state will be exited, entering the C0 state, when a break event is detected. Processor must ensure that the DLLs are awake and the memory will be out of selfrefresh at this point.

• **C1E and C2E States**

C1E and C2E states are transparent to the north complex logic. The C1E state is the same as the C1 state, in that the core processor emits a HALT cycle when entering the state. There are no other visible actions from the core processor.

The C2E state is the same as the C2 state, in that the core processor emits a Stop Grant cycle when entering the state. There are no other visible actions from the core processor.

• **C4 State—Deeper Sleep**

In this state, the core processor shuts down its PLL and cannot handle snoop requests. The core processor voltage regulator is also told to reduce the processor's voltage. During the C4 state, the North Complex will continue to handle traffic to memory so long as this traffic does not require a snoop (i.e., no coherent traffic requests are serviced).

The C4 state is entered by receiving a C4 request from the core processor/OS. The exit from C4 occurs when the North Complex detects a snoopable event or a break event, which would cause it to wake up the core processor and initiate the C0 sequence.

• **C4E**

The C4E state is essentially the same as the C4 state except that the core processor will transition to the Low Frequency Mode (LFM) frequency and voltage upon entry and exit of this state.

• **C6—Deep Power Down**

Prior to entering the C6 state, the core processor will flush its cache and save its core context to a special on-die SRAM on a different power plane. Once the C6 entry sequence has completed, the core processor's voltage can be completely shut off.

The key difference for the North Complex logic between the C4 state and the C6 state is that since the core processor's cache is empty, there is no need to perform snoops on the internal FSB. This means that bus master events (which would cause a popup from the C4 state to the C2 state) can be allowed to flow unimpeded during the C6 state. However, the core processor must still be returned to the C0 state to service interrupts.

A residency counter is read by the core processor to enable an intelligent promotion/demotion based on energy awareness of transitions and history of residencies/transitions.

§

This chapter contains signal group descriptions, absolute maximum ratings, voltage identification and power sequencing. This chapter also includes DC specifications.

4.1 Power and Ground Balls

The processor has Vcc and Vss (ground) inputs for on-chip power distribution. All power balls must be connected to their respective processor power planes, while all Vss balls must be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I*R drop. The Vcc balls must be supplied with the voltage determined by the processor Voltage Identification (VID) signals.

4.2 Decoupling Guidelines

Due to large number of transistors and high internal clock speeds, the processor is capable of generating large current swings between low and full power states. This may cause voltages on power planes to sag below their minimum values, if bulk decoupling is not adequate. Larger bulk storage (C_{BULK}) , such as electrolytic capacitors, supply current during longer lasting changes in current demand (for example, coming out of an idle condition). Similarly, capacitors act as a storage well for current when entering an idle condition from a running condition. To keep voltages within specification, output decoupling must be properly designed.

Caution: Design the board to ensure that the voltage provided to the processor remains within the specification. Failure to do so can result in timing violations or reduced lifetime of the processor.

4.3 Voltage Rail Decoupling

The voltage regulator solution needs to provide:

- Bulk capacitance with low effective series resistance (ESR).
- A low path impedance from the regulator to the processor.
- Bulk decoupling to compensate for large current swings generated during poweron, or low-power idle state entry/exit.

The power delivery solution must ensure that the voltage and current specifications are met, as defined in [Table 4-4.](#page-25-1)

4.4 Voltage Identification (VID)

The V_{CC} and V_{NN} voltage inputs use two encoding pins (VIDEN[1:0]) to enable the VID pin inputs and seven voltage identification pins (VID[6:0]) to select the power supply voltage. The VID/VIDEN pins for the processor are CMOS outputs driven by the processor VID circuitry. [Table 4-2](#page-23-1) specifies the voltage level corresponding to the state of VID[6:0]. A "1" in this refers to a high-voltage level and a "0" refers to a low-voltage level. For more details about PMIC design to support the processor power supply requirements, refer to the vendor's specification.

4.4.1 VID Enable

Both V_{CC} and V_{NN} are variable in Intel® Atom[™] Processor Z670. Processor implements a new VID mechanism that minimizes the number of required pins. The VID for V_{NN} and V_{cc} are multiplexed on to the same set of pins and a separate 2-bit enable/ID is defined to specify what the driven VID corresponds to. One of the combinations is used to notify that the VID is invalid. This is used when the processor is in C6/Standby to tri-state the VID pins to save power.

4.4.2 VID Table

Note:

- 1. Processor will not support the entire range of the voltages listed in the VID table (grayed out).
- 2. VID codes below 0.3 V are not supported for V_{cc} .

Table 4-2. VID Table

Electrical Specifications

4.5 Absolute Maximum Ratings

[Table 4-3](#page-24-1) specifies absolute maximum and minimum ratings. Within functional operation limits, functionality and long-term reliability can be expected.

At conditions outside functional operation condition limits, but within absolute maximum and minimum ratings, neither functionality nor long term reliability can be expected. If a device is returned to conditions within functional operation limits after having been subjected to conditions outside these limits, but within the absolute maximum and minimum ratings, the device may be functional, but with its lifetime degraded depending on exposure to conditions exceeding the functional operation condition limits.

At conditions exceeding absolute maximum and minimum ratings, neither functionality nor long term reliability can be expected. Moreover, if a device is subjected to these conditions for any length of time, then when returned to conditions within the functional operating condition limits, it will either not function or its reliability will be severely degraded.

Although the processor contains protective circuitry to resist damage from static electric discharge, precautions should always be taken to avoid high static voltages or electric fields.

Table 4-3. Absolute Maximum Ratings

NOTE:

- 1. As measured by the activation of the on-die Intel® Thermal Monitor. The Intel Thermal Monitor's automatic mode is used to indicate that the maximum T_J has been reached. Refer to **Section [5.2](#page-31-1)** for more details.
- 2. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications.
- 3. The storage temperature is applicable to storage conditions only. Storage within these limits will not affect the long-term reliability of the device. For functional operation, refer to the processor case temperature specifications.
- 4. The JEDEC, J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag.
- 5. Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by T_{SUSTAINED} and customer shelf life in applicable Intel box and bags.

4.6 DC Specifications

Table 4-4. Voltage and Current Specifications

Electrical Specifications

NOTES:

- 1. Maximum specifications are based on measurements done with currently existing workloads and test conditions. These numbers are subject to change.
- 2. Specified at $T_{\text{J}} = 90^{\circ}$ C.
- 3. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Thermal Monitor 2, Enhanced Intel SpeedStep® Technology, or Enhanced Halt State). Typical AVID range is 0.70V to 1.15V for V_{CC} and 0.75V to 0.95V for V_{NN} .
- 4. This specification corresponds to what value gets driven by the processor. It is possible for firmware to override these values.
- 5. Voltage specification of $\pm 2\%$ includes AC and DC variations. The sum of AC noise and DC variations should not exceed $1.05V \pm 2\%$.
- 6. Specified at the nominal V_{CC} .
- 7. Peak Sustained Current is defined as the maximum sustainable current measured as an RMS value over 1μs.

- 8. This is the sum of current on both rails.
- 9. Specification based on LVDS panel configuration of 1024x600 resolution, 60Hz refresh rate, and 18bpp color depth.

Table 4-5. Differential Clock DC Specifications

Table 4-6. AGTL+, CMOS, and CMOS Open Drain Signal Group DC Specifications

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- 3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- 4. VIH and VOH may experience excursions above VCCP. However, input signal drivers must comply with the signal quality specifications.
- 5. RON is the pull-down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics. Measured at 0.33*VCCP.
- 6. GTLREF and CMREF should be generated from VCCP with a 1% tolerance resistor divider. The VCCP referred to in these specifications is the instantaneous VCCP.
- 7. RTT is the on-die termination resistance measured at VOL of the AGTL+ output driver. Measured at 0.33*VCCP. RTT is connected to VCCP on die. Refer to processor I/O buffer models for I/V characteristics.
- 8. Specified with on die RTT and RON are turned off. VIN between 0 and VCCP.
- 9. CPAD includes die capacitance only. No package parasitics are included.
- 10. This is the external resistor on the component pins.
- 11. On die termination resistance for CMOS is measured at 0.5*VCCP.
- 12. RON for CMOS pull-down driver resistance. Refer to processor I/O Buffer Models for I/V characteristics. Measured at $0.5*V_{CCP}$.

Table 4-7. CMOS1.8 Signal Group DC Specifications

NOTES:

- 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- 2. V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- $3.$ V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- 4. V_{IH} and V_{OH} may experience excursions above V_{CCP}. However, input signal drivers must comply with the signal quality specifications.

Table 4-8. LVDS Signal Group DC Specifications

NOTE: Unless otherwise noted, all specifications in this table apply to all processor frequencies.

§

5 Thermal Specifications and Design Considerations

The processor requires a thermal solution to maintain temperatures within operating limits as set forth in [Table 4-3.](#page-24-1) Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components in the system. Maintaining the proper thermal environment is the key to reliable, long-term system operation. A complete thermal solution includes both component and system level thermal management features.

Note: Trading thermal solutions also involves trading performance.

To allow for the optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed such that the processor remains within the minimum and maximum junction temperature $(T₁)$ specifications at the corresponding Thermal Design Power (TDP) value listed in [Table 5-1.](#page-30-1) Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system.

The maximum junction temperature is defined by an activation of the processor Intel® Thermal Monitor. Refer to Section [5.2](#page-31-1) for more details. Analysis indicates that real applications are unlikely to cause the processor to consume the theoretical maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the TDP indicated in [Table 5-1.](#page-30-1) The Intel® Thermal Monitor feature is designed to help protect the processor in the unlikely event that an application exceeds the TDP recommendation for a sustained period of time. For more details on the usage of this feature, refer to Section [5.2.](#page-31-1) In all cases, the Intel® Thermal Monitor feature must be enabled for the processor to remain within specification.

Table 5-1. Thermal Design Power Specifications

NOTES:

- 1. The TDP specification should be used to design the processor thermal solution. The TDP is not the maximum theoretical power the processor can generate.
- 2. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications.

- 3. Scenario Power examines a common use case and may be more indicative of a more common power usage level as compared with the TDP. Measurement configuration assumes: LCD brightness 100nits, LCD 1024x800 10.1", USB touch panel, I²C sensors, SDIO WiFi on, 2GB DDR2, 73% PMIC efficiency, 93% discrete VR efficiency, Flash* v10.2.
- 4. 720p, YouTube*.

5.1 Temperature Monitoring

The processor incorporates two methods of monitoring die temperature:

- By Intel Thermal Monitor
- By Digital Thermal Sensor (DTS)

The Intel Thermal Monitor (detailed in **Section [5.2\)](#page-31-1)** must be used to determine when the maximum specified processor junction temperature has been reached.

5.2 Intel® Thermal Monitor

The Intel Thermal Monitor helps control the processor temperature by activating the TCC (Thermal Control Circuit) when the processor silicon reaches its maximum operating temperature. The temperature at which the Intel® Thermal Monitor activates the TCC is not user configurable. Bus traffic is snooped in the normal manner and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

With a properly designed and characterized thermal solution, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be minor and hence not detectable.

An under- designed thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under-designed may not be capable of cooling the processor even when the TCC is active continuously.

The Intel Thermal Monitor controls the processor temperature by modulating (starting and stopping) the processor core clocks or by initiating an Enhanced Intel SpeedStep® Technology transition when the processor silicon reaches its maximum operating temperature. The Intel Thermal Monitor uses two modes to activate the TCC: automatic mode and on-demand mode. If both modes are activated, automatic mode takes precedence.

There are two automatic modes called the Intel Thermal Monitor 1 (TM1) and the Intel Thermal Monitor 2 (TM2). These modes are selected by writing values to the MSRs of the processor. After the automatic mode is enabled, the TCC will activate only when the internal die temperature reaches the maximum allowed value for operation.

The Intel® Thermal Monitor automatic mode must be enabled through IA-32 Firmware for the processor to be operating within specifications. Intel recommends that the TM1 mode and the TM2 mode be enabled on the processor.

When the TM1 mode is enabled and a high temperature situation exists, the clocks will be modulated by alternately turning the clocks off and on at a 50 percent duty cycle. Cycle times are processor speed dependent and will decrease linearly as processor core frequencies increase. Once the temperature has returned to a non-critical level, modulation ceases and TCC goes inactive. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near the trip point. The duty cycle is factory configured and cannot be modified. Also, automatic mode does not require any additional hardware, software drivers, or interrupt handling routines. Processor performance will be decreased by the same amount as the duty cycle when the TCC is active.

When the TM2 mode is enabled and a high temperature situation exists, the processor will perform an Enhanced Intel SpeedStep Technology transition to the LFM. When the processor temperature drops below the critical level, the processor will make an Enhanced Intel SpeedStep Technology transition to the last requested operating point.

The Intel Thermal Monitor automatic mode and Enhanced Intel SpeedStep Technology must be enabled through IA-32 Firmware for the processor to be operating within specifications. Intel recommends that TM1 and TM2 be enabled on the processors.

TM1 and TM2 can co-exist within the processor. If both TM1 and TM2 bits are enabled in the auto-throttle MSR, TM2 will take precedence over TM1. However, if Force TM1 over TM2 is enabled in MSRs using IA-32 Firmware and TM2 is not sufficient to cool the processor below the maximum operating temperature, then TM1 will also activate to help cool down the processor.

If a processor load-based Enhanced Intel SpeedStep Technology transition (through MSR write) is initiated when a TM2 period is active, there are two possible results:

- If the processor load-based Enhanced Intel SpeedStep Technology transition target frequency is higher than the TM2 transition based target frequency, the processor load-based transition will be deferred until the TM2 event has been completed.
- If the processor load-based Enhanced Intel SpeedStep Technology transition target frequency is lower than the TM2 transition based target frequency, the processor will transition to the processor load-based Enhanced Intel® SpeedStep® Technology target frequency point.

The TCC may also be activated using on-demand mode. If bit 4 of the ACPI Intel® Thermal Monitor control register is written to a 1, the TCC will be activated immediately independent of the processor temperature. When using on-demand mode to activate the TCC, the duty cycle of the clock modulation is programmable using bits 3:1 of the same ACPI Intel Thermal Monitor control register. In automatic mode, the duty cycle is fixed at 50% on, 50% off. However in on-demand mode, the duty cycle can be programmed from 12.5% on/87.5% off, to 87.5% on/12.5% off in 12.5% increments.

On-demand mode may be used at the same time automatic mode is enabled; however, if the system tries to enable the TCC using on-demand mode at the same time automatic mode is enabled and a high temperature condition exists, automatic mode will take precedence.

An external signal, PROCHOT# (processor hot) is asserted when the processor detects that its temperature is above the thermal trip point. Bus snooping and interrupt latching are also active while the TCC is active.

Besides the thermal sensor and thermal control circuit, the Intel Thermal Monitor also includes one ACPI register, one performance counter register, three MSRs, and one I/O pin (PROCHOT#). All are available to monitor and control the state of the Intel® Thermal Monitor feature. The Intel® Thermal Monitor can be configured to generate an interrupt upon the assertion or de-assertion of PROCHOT#.

PROCHOT# will not be asserted when the processor is in the Sleep, Deep Sleep, and Deeper Sleep low power states (see [Figure 3-2\)](#page-18-1). If the platform thermal solution is not able to maintain the processor junction temperature within the maximum specification, the system must initiate an orderly shutdown to prevent damage. If the processor enters one of the above low power states with PROCHOT# already asserted, then PROCHOT# will remain asserted until the processor exits the low power state and the processor junction temperature drops below the thermal trip point.

If the Intel Thermal Monitor automatic mode is disabled, the processor will operate out of specification. Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a potentially catastrophic temperature. At this point the THERMTRIP# signal will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles.

Table 5-2. Support for PROCHOT#/THERMTRIP# in Active and Idle States

5.2.1 Digital Thermal Sensor

The processor also contains an on die Digital Thermal Sensor (DTS) that is read using an MSR (no I/O interface). The processor has a unique digital thermal sensor that's temperature is accessible using the processor MSRs. The DTS is the preferred method of reading the processor die temperature since it can be located much closer to the hottest portions of the die and can thus more accurately track the die temperature and potential activation of processor core clock modulation using the Thermal Monitor. The DTS is only valid while the processor is in the normal operating state (the Normal package level low power state).

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor $(T_{J,max})$. It is the responsibility of software to convert the relative temperature to an absolute temperature. The temperature returned by the DTS will always be at or below $T_{J,max}$.

Catastrophic temperature conditions are detectable using an Out of Specification status bit. This bit is also part of the DTS MSR. When this bit is set, the processor is operating out of specification and immediate shutdown of the system should occur. The processor operation and code execution is not ensured once the activation of the Out of Specification status bit is set.

The DTS-relative temperature readout corresponds to the Intel® Thermal Monitor (TM1/TM2) trigger point. When the DTS indicates maximum processor core temperature has been reached, the TM1 or TM2 hardware thermal control mechanism will activate. The system designer is required to use the DTS to ensure proper operation of the processor within its temperature operating specifications.

Changes to the temperature can be detected using two programmable thresholds located in the processor MSRs. These thresholds have the capability of generating interrupts using the core's local APIC. Refer to the *Intel® 64 and IA-32 Architectures Software Developer's Manuals* for specific register and programming details.

5.2.2 Out of Specification Detection

Overheat detection is performed by monitoring the processor temperature and temperature gradient. This feature is intended for graceful shut down before the THERMTRIP# is activated. If the processor's TM1 or TM2 are triggered and the temperature remains high, an "Out Of Specification" status and sticky bit are latched in the status MSR register and generates thermal interrupt.

5.2.3 Catastrophic Thermal Protection

The processor supports the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, which halts all processor internal clocks and activity, leakage current can be high enough such that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a potentially catastrophic processor temperature, or if the THERMTRIP# signal is asserted by the processor, the V_{CC} supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway of the processor. THERMTRIP# functionality is not ensured if the PWRGOOD signal is not asserted.

5.2.4 PROCHOT# Signal Pin

An external signal, PROCHOT# (processor hot), is asserted when the processor die temperature has reached its maximum operating temperature. If TM1 or TM2 is enabled, then the TCC will be active when $PROCHOT#$ is asserted. The processor can be configured to generate an interrupt upon the assertion or deassertion of

PROCHOT#. Refer to the *Intel® 64 and IA-32 Architectures Software Developer's Manuals.*

The processor implements a bi-directional PROCHOT# capability to allow system designs to protect various components from overheating situations. The PROCHOT $#$ signal is bi-directional in that it can either signal when the processor has reached its maximum operating temperature or be driven from an external source to activate the TCC. The ability to activate the TCC using PROCHOT# can provide a means for thermal protection of system components.

Only a single PROCHOT# pin exists at a package level of the processor. When the core's thermal sensor trips, the PROCHOT $#$ signal is driven by the processor package. If only TM1 is enabled, PROCHOT $#$ will be asserted and only the core that is above TCC temperature trip point will have its core clocks modulated. If TM2 is enabled and the core is above TCC temperature trip point, it will enter the lowest programmed TM2 performance state. It is important to note that Intel recommends that both TM1 and TM2 be enabled.

When PROCHOT $#$ is driven by an external agent, if only TM1 is enabled on the core, then the processor core will have the clocks modulated. If TM2 is enabled, then the processor core will enter the lowest programmed TM2 performance state. It should be noted that Force TM1 on TM2, enabled using IA-32 Firmware, does not have any effect on external PROCHOT#. If PROCHOT# is driven by an external agent when TM1, TM2, and Force TM1 on TM2 are all enabled, then the processor will still apply only TM2.

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and activate the TCC when the temperature limit of the VR is reached. By asserting PROCHOT# (pulled-low) and activating the TCC, the VR will cool down as a result of reduced processor power consumption.

Bi-directional PROCHOT# can allow VR thermal designs to target maximum sustained current instead of maximum current. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. The system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP.

With a properly designed and characterized thermal solution, it is anticipated that bi-directional PROCHOT# would only be asserted for very short periods of time when running the most power-intensive applications. An under-designed thermal solution that is not able to prevent excessive assertion of $PROCHOT#$ in the anticipated ambient environment may cause a noticeable performance loss.

§

Package Mechanical Specifications and Pin Information

6 Package Mechanical Specifications and Pin Information

This chapter describes the package specifications and pinout assignments.

6.1 Package Mechanical Specifications

The processor will be available in a 518 pin FCMB3 package. The package dimensions are shown in **Figure 6-1**.

6.2 Processor Pinout Assignment

[Table 6-1,](#page-39-0) [Table 6-2](#page-40-0) and [Table 6-3](#page-41-0) are graphic representations of the processor pinout assignments. [Table 6-4](#page-42-0) lists the pinout by signal name.

Table 6-1. Processor Pinout (Top View—Columns 21–31)

Table 6-2. Processor Pinout (Top View—Columns 11–20)

Table 6-3. Processor Pinout (Top View—Columns 1–10)

Table 6-4. Pinout—Ordered by Signal Name

 $\overline{}$