MediaWiki API result
This is the HTML representation of the JSON format. HTML is good for debugging, but is unsuitable for application use.
Specify the format parameter to change the output format. To see the non-HTML representation of the JSON format, set format=json.
See the complete documentation, or the API help for more information.
{
"query-continue-offset": 50,
"query": {
"printrequests": [
{
"label": "",
"key": "",
"redi": "",
"typeid": "_wpg",
"mode": 2
},
{
"label": "Modification date",
"key": "_MDAT",
"redi": "",
"typeid": "_dat",
"mode": 1
}
],
"results": {
"amd/cores/summit ridge": {
"printouts": {
"Modification date": [
{
"timestamp": "1721156586",
"raw": "1/2024/7/16/19/3/6/0"
}
]
},
"fulltext": "amd/cores/summit ridge",
"fullurl": "https://en.wikichip.org/wiki/amd/cores/summit_ridge",
"namespace": 0,
"exists": "1",
"displaytitle": "Summit Ridge - Cores - AMD"
},
"qualcomm/snapdragon 400/460": {
"printouts": {
"Modification date": [
{
"timestamp": "1721065695",
"raw": "1/2024/7/15/17/48/15/0"
}
]
},
"fulltext": "qualcomm/snapdragon 400/460",
"fullurl": "https://en.wikichip.org/wiki/qualcomm/snapdragon_400/460",
"namespace": 0,
"exists": "1",
"displaytitle": "Snapdragon 460 - Qualcomm"
},
"mediatek/helio/g80": {
"printouts": {
"Modification date": [
{
"timestamp": "1721063079",
"raw": "1/2024/7/15/17/4/39/0"
}
]
},
"fulltext": "mediatek/helio/g80",
"fullurl": "https://en.wikichip.org/wiki/mediatek/helio/g80",
"namespace": 0,
"exists": "1",
"displaytitle": "Helio G80 - MediaTek"
},
"qualcomm/snapdragon 600/675": {
"printouts": {
"Modification date": [
{
"timestamp": "1721059534",
"raw": "1/2024/7/15/16/5/34/0"
}
]
},
"fulltext": "qualcomm/snapdragon 600/675",
"fullurl": "https://en.wikichip.org/wiki/qualcomm/snapdragon_600/675",
"namespace": 0,
"exists": "1",
"displaytitle": "Snapdragon 675 - Qualcomm"
},
"amd/a10": {
"printouts": {
"Modification date": [
{
"timestamp": "1720559025",
"raw": "1/2024/7/9/21/3/45/0"
}
]
},
"fulltext": "amd/a10",
"fullurl": "https://en.wikichip.org/wiki/amd/a10",
"namespace": 0,
"exists": "1",
"displaytitle": "A10 - AMD"
},
"hisilicon": {
"printouts": {
"Modification date": [
{
"timestamp": "1720282666",
"raw": "1/2024/7/6/16/17/46/0"
}
]
},
"fulltext": "hisilicon",
"fullurl": "https://en.wikichip.org/wiki/hisilicon",
"namespace": 0,
"exists": "1",
"displaytitle": "HiSilicon"
},
"hisilicon/kirin": {
"printouts": {
"Modification date": [
{
"timestamp": "1720282210",
"raw": "1/2024/7/6/16/10/10/0"
}
]
},
"fulltext": "hisilicon/kirin",
"fullurl": "https://en.wikichip.org/wiki/hisilicon/kirin",
"namespace": 0,
"exists": "1",
"displaytitle": "Kirin - HiSilicon"
},
"mirc/identifiers/$matchtok": {
"printouts": {
"Modification date": [
{
"timestamp": "1720091118",
"raw": "1/2024/7/4/11/5/18/0"
}
]
},
"fulltext": "mirc/identifiers/$matchtok",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$matchtok",
"namespace": 0,
"exists": "1",
"displaytitle": "$matchtok identifier - mIRC"
},
"3 nm lithography process": {
"printouts": {
"Modification date": [
{
"timestamp": "1719824317",
"raw": "1/2024/7/1/8/58/37/0"
}
]
},
"fulltext": "3 nm lithography process",
"fullurl": "https://en.wikichip.org/wiki/3_nm_lithography_process",
"namespace": 0,
"exists": "1",
"displaytitle": ""
},
"amd/ryzen 5/1600": {
"printouts": {
"Modification date": [
{
"timestamp": "1719225726",
"raw": "1/2024/6/24/10/42/6/0"
}
]
},
"fulltext": "amd/ryzen 5/1600",
"fullurl": "https://en.wikichip.org/wiki/amd/ryzen_5/1600",
"namespace": 0,
"exists": "1",
"displaytitle": "Ryzen 5 1600 - AMD"
},
"amd/ryzen 7/2700x": {
"printouts": {
"Modification date": [
{
"timestamp": "1719167663",
"raw": "1/2024/6/23/18/34/23/0"
}
]
},
"fulltext": "amd/ryzen 7/2700x",
"fullurl": "https://en.wikichip.org/wiki/amd/ryzen_7/2700x",
"namespace": 0,
"exists": "1",
"displaytitle": "Ryzen 7 2700X - AMD"
},
"mirc/identifiers/$isdir": {
"printouts": {
"Modification date": [
{
"timestamp": "1718925773",
"raw": "1/2024/6/20/23/22/53/0"
}
]
},
"fulltext": "mirc/identifiers/$isdir",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$isdir",
"namespace": 0,
"exists": "1",
"displaytitle": "$isdir Identifier - mIRC"
},
"intel/core i5/i5-7200u": {
"printouts": {
"Modification date": [
{
"timestamp": "1718800994",
"raw": "1/2024/6/19/12/43/14/0"
}
]
},
"fulltext": "intel/core i5/i5-7200u",
"fullurl": "https://en.wikichip.org/wiki/intel/core_i5/i5-7200u",
"namespace": 0,
"exists": "1",
"displaytitle": "Core i5-7200U - Intel"
},
"mediatek/helio/mt6779": {
"printouts": {
"Modification date": [
{
"timestamp": "1718373980",
"raw": "1/2024/6/14/14/6/20/0"
}
]
},
"fulltext": "mediatek/helio/mt6779",
"fullurl": "https://en.wikichip.org/wiki/mediatek/helio/mt6779",
"namespace": 0,
"exists": "1",
"displaytitle": "Helio P90 (MT6779) - MediaTek"
},
"intel/microarchitectures/golden cove": {
"printouts": {
"Modification date": [
{
"timestamp": "1718240278",
"raw": "1/2024/6/13/0/57/58/0"
}
]
},
"fulltext": "intel/microarchitectures/golden cove",
"fullurl": "https://en.wikichip.org/wiki/intel/microarchitectures/golden_cove",
"namespace": 0,
"exists": "1",
"displaytitle": "Golden Cove - Microarchitectures - Intel"
},
"amd/List of AMD publications": {
"printouts": {
"Modification date": [
{
"timestamp": "1718223884",
"raw": "1/2024/6/12/20/24/44/0"
}
]
},
"fulltext": "amd/List of AMD publications",
"fullurl": "https://en.wikichip.org/wiki/amd/List_of_AMD_publications",
"namespace": 0,
"exists": "1",
"displaytitle": "List of AMD publications - AMD"
},
"mirc/sendmessage": {
"printouts": {
"Modification date": [
{
"timestamp": "1718067348",
"raw": "1/2024/6/11/0/55/48/0"
}
]
},
"fulltext": "mirc/sendmessage",
"fullurl": "https://en.wikichip.org/wiki/mirc/sendmessage",
"namespace": 0,
"exists": "1",
"displaytitle": "SendMessage() - mIRC"
},
"intel/xeon e5/e5-1650 v4": {
"printouts": {
"Modification date": [
{
"timestamp": "1717937395",
"raw": "1/2024/6/9/12/49/55/0"
}
]
},
"fulltext": "intel/xeon e5/e5-1650 v4",
"fullurl": "https://en.wikichip.org/wiki/intel/xeon_e5/e5-1650_v4",
"namespace": 0,
"exists": "1",
"displaytitle": "Xeon E5-1650 v4 - Intel"
},
"intel/xeon e5/e5-1660 v4": {
"printouts": {
"Modification date": [
{
"timestamp": "1717937320",
"raw": "1/2024/6/9/12/48/40/0"
}
]
},
"fulltext": "intel/xeon e5/e5-1660 v4",
"fullurl": "https://en.wikichip.org/wiki/intel/xeon_e5/e5-1660_v4",
"namespace": 0,
"exists": "1",
"displaytitle": "Xeon E5-1660 v4 - Intel"
},
"mirc/commands/writeini": {
"printouts": {
"Modification date": [
{
"timestamp": "1717810378",
"raw": "1/2024/6/8/1/32/58/0"
}
]
},
"fulltext": "mirc/commands/writeini",
"fullurl": "https://en.wikichip.org/wiki/mirc/commands/writeini",
"namespace": 0,
"exists": "1",
"displaytitle": "/writeini Command - mIRC"
},
"qualcomm/snapdragon 600/660": {
"printouts": {
"Modification date": [
{
"timestamp": "1717586306",
"raw": "1/2024/6/5/11/18/26/0"
}
]
},
"fulltext": "qualcomm/snapdragon 600/660",
"fullurl": "https://en.wikichip.org/wiki/qualcomm/snapdragon_600/660",
"namespace": 0,
"exists": "1",
"displaytitle": "Snapdragon 660 - Qualcomm"
},
"annapurna labs/alpine": {
"printouts": {
"Modification date": [
{
"timestamp": "1717171630",
"raw": "1/2024/5/31/16/7/10/0"
}
]
},
"fulltext": "annapurna labs/alpine",
"fullurl": "https://en.wikichip.org/wiki/annapurna_labs/alpine",
"namespace": 0,
"exists": "1",
"displaytitle": "Alpine - Annapurna Labs (Amazon)"
},
"intel/core i7/i7-2640m": {
"printouts": {
"Modification date": [
{
"timestamp": "1717098738",
"raw": "1/2024/5/30/19/52/18/0"
}
]
},
"fulltext": "intel/core i7/i7-2640m",
"fullurl": "https://en.wikichip.org/wiki/intel/core_i7/i7-2640m",
"namespace": 0,
"exists": "1",
"displaytitle": "Core i7-2640M - Intel"
},
"amd/ryzen 5/5600x": {
"printouts": {
"Modification date": [
{
"timestamp": "1716736929",
"raw": "1/2024/5/26/15/22/9/0"
}
]
},
"fulltext": "amd/ryzen 5/5600x",
"fullurl": "https://en.wikichip.org/wiki/amd/ryzen_5/5600x",
"namespace": 0,
"exists": "1",
"displaytitle": "Ryzen 5 5600X - AMD"
},
"amd/epyc": {
"printouts": {
"Modification date": [
{
"timestamp": "1716376866",
"raw": "1/2024/5/22/11/21/6/0"
}
]
},
"fulltext": "amd/epyc",
"fullurl": "https://en.wikichip.org/wiki/amd/epyc",
"namespace": 0,
"exists": "1",
"displaytitle": "EPYC - AMD"
},
"File:OPGA-1331 SR diag.svg": {
"printouts": {
"Modification date": [
{
"timestamp": "1716367051",
"raw": "1/2024/5/22/8/37/31/0"
}
]
},
"fulltext": "File:OPGA-1331 SR diag.svg",
"fullurl": "https://en.wikichip.org/wiki/File:OPGA-1331_SR_diag.svg",
"namespace": 6,
"exists": "1",
"displaytitle": ""
},
"intel/loihi 2": {
"printouts": {
"Modification date": [
{
"timestamp": "1715921802",
"raw": "1/2024/5/17/4/56/42/0"
}
]
},
"fulltext": "intel/loihi 2",
"fullurl": "https://en.wikichip.org/wiki/intel/loihi_2",
"namespace": 0,
"exists": "1",
"displaytitle": "Loihi 2 - Intel"
},
"amd/ryzen 5/5600h": {
"printouts": {
"Modification date": [
{
"timestamp": "1715915118",
"raw": "1/2024/5/17/3/5/18/0"
}
]
},
"fulltext": "amd/ryzen 5/5600h",
"fullurl": "https://en.wikichip.org/wiki/amd/ryzen_5/5600h",
"namespace": 0,
"exists": "1",
"displaytitle": "Ryzen 5 5600H - AMD"
},
"samsung/exynos/8895": {
"printouts": {
"Modification date": [
{
"timestamp": "1715858349",
"raw": "1/2024/5/16/11/19/9/0"
}
]
},
"fulltext": "samsung/exynos/8895",
"fullurl": "https://en.wikichip.org/wiki/samsung/exynos/8895",
"namespace": 0,
"exists": "1",
"displaytitle": "Exynos 8895 - Samsung"
},
"arm holdings/microarchitectures/arm6": {
"printouts": {
"Modification date": [
{
"timestamp": "1715821258",
"raw": "1/2024/5/16/1/0/58/0"
}
]
},
"fulltext": "arm holdings/microarchitectures/arm6",
"fullurl": "https://en.wikichip.org/wiki/arm_holdings/microarchitectures/arm6",
"namespace": 0,
"exists": "1",
"displaytitle": "ARM6 - Microarchitectures - ARM"
},
"tsmc/cowos": {
"printouts": {
"Modification date": [
{
"timestamp": "1715803949",
"raw": "1/2024/5/15/20/12/29/0"
}
]
},
"fulltext": "tsmc/cowos",
"fullurl": "https://en.wikichip.org/wiki/tsmc/cowos",
"namespace": 0,
"exists": "1",
"displaytitle": "Chip-on-Wafer-on-Substrate (CoWoS) - TSMC"
},
"mirc/commands/gopts": {
"printouts": {
"Modification date": [
{
"timestamp": "1715214560",
"raw": "1/2024/5/9/0/29/20/0"
}
]
},
"fulltext": "mirc/commands/gopts",
"fullurl": "https://en.wikichip.org/wiki/mirc/commands/gopts",
"namespace": 0,
"exists": "1",
"displaytitle": "/gopts Command - mIRC"
},
"arm holdings/microarchitectures/cortex-a75": {
"printouts": {
"Modification date": [
{
"timestamp": "1714980361",
"raw": "1/2024/5/6/7/26/1/0"
}
]
},
"fulltext": "arm holdings/microarchitectures/cortex-a75",
"fullurl": "https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75",
"namespace": 0,
"exists": "1",
"displaytitle": "Cortex-A75 - Microarchitectures - ARM"
},
"equivalent oxide thickness": {
"printouts": {
"Modification date": [
{
"timestamp": "1714393847",
"raw": "1/2024/4/29/12/30/47/0"
}
]
},
"fulltext": "equivalent oxide thickness",
"fullurl": "https://en.wikichip.org/wiki/equivalent_oxide_thickness",
"namespace": 0,
"exists": "1",
"displaytitle": "Equivalent Oxide Thickness (EOT)"
},
"amd/ryzen 5/3580u": {
"printouts": {
"Modification date": [
{
"timestamp": "1714054570",
"raw": "1/2024/4/25/14/16/10/0"
}
]
},
"fulltext": "amd/ryzen 5/3580u",
"fullurl": "https://en.wikichip.org/wiki/amd/ryzen_5/3580u",
"namespace": 0,
"exists": "1",
"displaytitle": "Ryzen 5 3580U - AMD"
},
"intel/core i7": {
"printouts": {
"Modification date": [
{
"timestamp": "1713835849",
"raw": "1/2024/4/23/1/30/49/0"
}
]
},
"fulltext": "intel/core i7",
"fullurl": "https://en.wikichip.org/wiki/intel/core_i7",
"namespace": 0,
"exists": "1",
"displaytitle": "Core i7 - Intel"
},
"mirc/identifiers/$agent": {
"printouts": {
"Modification date": [
{
"timestamp": "1713679587",
"raw": "1/2024/4/21/6/6/27/0"
}
]
},
"fulltext": "mirc/identifiers/$agent",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$agent",
"namespace": 0,
"exists": "1",
"displaytitle": "$agent Identifier - mIRC"
},
"intel/celeron/4305u": {
"printouts": {
"Modification date": [
{
"timestamp": "1713664346",
"raw": "1/2024/4/21/1/52/26/0"
}
]
},
"fulltext": "intel/celeron/4305u",
"fullurl": "https://en.wikichip.org/wiki/intel/celeron/4305u",
"namespace": 0,
"exists": "1",
"displaytitle": "Celeron 4305U - Intel"
},
"mediatek/helio/mt6771": {
"printouts": {
"Modification date": [
{
"timestamp": "1713541076",
"raw": "1/2024/4/19/15/37/56/0"
}
]
},
"fulltext": "mediatek/helio/mt6771",
"fullurl": "https://en.wikichip.org/wiki/mediatek/helio/mt6771",
"namespace": 0,
"exists": "1",
"displaytitle": "Helio P60 (MT6771) - MediaTek"
},
"nvidia/nvlink": {
"printouts": {
"Modification date": [
{
"timestamp": "1712911139",
"raw": "1/2024/4/12/8/38/59/0"
}
]
},
"fulltext": "nvidia/nvlink",
"fullurl": "https://en.wikichip.org/wiki/nvidia/nvlink",
"namespace": 0,
"exists": "1",
"displaytitle": "NVLink - Nvidia"
},
"qualcomm/snapdragon 700/720g": {
"printouts": {
"Modification date": [
{
"timestamp": "1712591680",
"raw": "1/2024/4/8/15/54/40/0"
}
]
},
"fulltext": "qualcomm/snapdragon 700/720g",
"fullurl": "https://en.wikichip.org/wiki/qualcomm/snapdragon_700/720g",
"namespace": 0,
"exists": "1",
"displaytitle": "Snapdragon 720G - Qualcomm"
},
"intel/microarchitectures/kaby lake": {
"printouts": {
"Modification date": [
{
"timestamp": "1712587273",
"raw": "1/2024/4/8/14/41/13/0"
}
]
},
"fulltext": "intel/microarchitectures/kaby lake",
"fullurl": "https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake",
"namespace": 0,
"exists": "1",
"displaytitle": "Kaby Lake - Microarchitectures - Intel"
},
"amd/packages/socket strx4": {
"printouts": {
"Modification date": [
{
"timestamp": "1712418334",
"raw": "1/2024/4/6/15/45/34/0"
}
]
},
"fulltext": "amd/packages/socket strx4",
"fullurl": "https://en.wikichip.org/wiki/amd/packages/socket_strx4",
"namespace": 0,
"exists": "1",
"displaytitle": "Socket sTRX4 - AMD"
},
"intel/core i9": {
"printouts": {
"Modification date": [
{
"timestamp": "1712385004",
"raw": "1/2024/4/6/6/30/4/0"
}
]
},
"fulltext": "intel/core i9",
"fullurl": "https://en.wikichip.org/wiki/intel/core_i9",
"namespace": 0,
"exists": "1",
"displaytitle": "Core i9 - Intel"
},
"intel/xeon platinum/8175": {
"printouts": {
"Modification date": [
{
"timestamp": "1711631398",
"raw": "1/2024/3/28/13/9/58/0"
}
]
},
"fulltext": "intel/xeon platinum/8175",
"fullurl": "https://en.wikichip.org/wiki/intel/xeon_platinum/8175",
"namespace": 0,
"exists": "1",
"displaytitle": "Xeon Platinum 8175 - Intel"
},
"mirc/identifiers/$away": {
"printouts": {
"Modification date": [
{
"timestamp": "1711599640",
"raw": "1/2024/3/28/4/20/40/0"
}
]
},
"fulltext": "mirc/identifiers/$away",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$away",
"namespace": 0,
"exists": "1",
"displaytitle": "$away Identifier - mIRC"
},
"mirc/identifiers/$color": {
"printouts": {
"Modification date": [
{
"timestamp": "1711598955",
"raw": "1/2024/3/28/4/9/15/0"
}
]
},
"fulltext": "mirc/identifiers/$color",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$color",
"namespace": 0,
"exists": "1",
"displaytitle": "$color Identifier - mIRC"
},
"mirc/identifiers/$appstate": {
"printouts": {
"Modification date": [
{
"timestamp": "1711598053",
"raw": "1/2024/3/28/3/54/13/0"
}
]
},
"fulltext": "mirc/identifiers/$appstate",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$appstate",
"namespace": 0,
"exists": "1",
"displaytitle": "$appstate Identifier - mIRC"
},
"mirc/identifiers/$sound": {
"printouts": {
"Modification date": [
{
"timestamp": "1711497989",
"raw": "1/2024/3/27/0/6/29/0"
}
]
},
"fulltext": "mirc/identifiers/$sound",
"fullurl": "https://en.wikichip.org/wiki/mirc/identifiers/$sound",
"namespace": 0,
"exists": "1",
"displaytitle": "$sound identifier - mIRC"
},
"intel/microarchitectures/ice lake (server)": {
"printouts": {
"Modification date": [
{
"timestamp": "1711492894",
"raw": "1/2024/3/26/22/41/34/0"
}
]
},
"fulltext": "intel/microarchitectures/ice lake (server)",
"fullurl": "https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)",
"namespace": 0,
"exists": "1",
"displaytitle": "Ice Lake (server) - Microarchitectures - Intel"
}
},
"serializer": "SMW\\Serializers\\QueryResultSerializer",
"version": 2,
"meta": {
"hash": "c1b8f652f31f5a649ddcefc1fe688bb6",
"count": 50,
"offset": 0,
"source": "",
"time": "0.180713"
}
}
}